
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
109
Lucent Technologies Inc.
TMUX Functional Description
(continued)
Receive Direction (Receive Path from Sonet/SDH)
(continued)
Path User Byte F2 Monitor.
The TMUX monitors the path user channel in the F2 byte of each STS-1/STM-1. The
F2 byte(s) will be stored in TMUX_F2MON0[1—3][7:0] (Table 66). Each register will be updated after a number of
consecutive frames of identical F2[7:0] as determined by the value in TMUX_CNTDF2[3:0] (Table 61). That is, the
8-bit pattern must be identical for the programmed number of frames prior to updating the F2 register. Any change
to F2 monitor registers will be reported in TMUX_RF2MOND[1—3] (Table 45), with interrupt mask bits,
TMUX_RF2MONM[1—3] (Table 49). The TMUX also maintains a history of the previous valid F2 byte in
TMUX_F2MON1[1—3][7:0] (Table 66). The continuous N times detection counter(s) will be reset to 0 upon the
transition of the framer into the out of frame state.
H4 Multiframe Indicator.
The H4 byte is allocated for use as a mapping specific indicator byte. For VT-structured
SPEs, this byte is used as a multiframe indicator.
The TMUX passes the H4 byte of each STS-1 onto the low-speed telecom bus so that it can be monitored by the
VT mapper block. The TMUX also indicates when the H4 byte(s) has a value of 0x01 by asserting the RLSV1 out-
put pin (pin number W4) on the telecom bus during that frame.
Note that the three H4 bytes of an STS-3 signal can occur at any time with respect to one another within a frame.
Path User Byte F3 Monitor.
The TMUX monitors the second path user channel in the F3 byte for each STS-1/
STM-1. The F3 byte(s) for each STS-1/STM-1 is stored in TMUX_F3MON0[1—3][7:0] (Table 66). Each register will
be updated after a number determined by the value in TMUX_CNTDF3[3:0] (Table 61) of consecutive frames of
identical F3[7:0] monitor bytes on that particular STS-1. That is, the 8-bit pattern must be identical for the pro-
grammed number of frames prior to updating the F3 register. Any change to F3 byte monitor registers is reported in
TMUX_RF3MOND[1—3] (Table 45), with interrupt mask bits, TMUX_RF3MONM[1—3] (Table 49). The TMUX also
maintains a history of the previous valid F3 byte in TMUX_F3MON1[1—3][7:0] (Table 66). The continuous N times
detection counter(s) will be reset to 0 upon the transition of the framer into the out of frame state.
K3 Byte Monitor.
The TMUX monitors the K3 byte for each STS-1/STM-1. The K3 byte(s) are stored in
TMUX_K3MON[1—3][7:0] (Table 66). Each register will be updated after a number determined by the value in
TMUX_CNTDK3[3:0] (Table 61) of consecutive frames of identical K3[7:0] for that particular STS-1/STM-1. That is,
the 8-bit pattern must be identical for a number of frames prior to updating the K3 register. Any change to K3 mon-
itor registers is reported in TMUX_RK3MOND[1—3] (Table 45), with interrupt mask bits, TMUX_RK3MONM[1—3]
(Table 49). The continuous N times detection counter(s) will be reset to 0 upon the transition of the framer into the
out of frame state.
N1 Byte Monitor.
The TMUX monitors the N1 byte for each STS-1/STM-1. The N1 byte(s) are stored in
TMUX_N1MON[1—3][7:0] (Table 66). Each register will be updated after a number determined by the value in
TMUX_CNTDN1[3:0] (Table 61) of consecutive frames of identical N1[7:0] for that particular STS-1/STM-1. That is,
the 8-bit pattern must be identical for a number of frames prior to updating the N1 register. Any change to N1 mon-
itor registers will be reported in TMUX_RN1MOND[1—3] (Table 45), with interrupt mask bits,
TMUX_RN1MONM[1—3] (Table 49). The continuous N times detection counter(s) will be reset to 0 upon the tran-
sition of the framer into the out of frame state.