
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
17
Lucent Technologies Inc.
List of Tables
(continued)
Tables
Page
Table 419. FRM_PMLR3, Performance Monitor Link Register 3 (R/W) ..............................................................506
Table 420. FRM_PMLR4, Performance Monitor Link Register 4 (COR) .............................................................507
Table 421. FRM_PMLR5, Performance Monitor Link Register 5 (COR) .............................................................514
Table 422. FRM_PMLR6, Performance Monitor Link Register 6 (COR) .............................................................517
Table 423. FRM_PMLR7, Performance Monitor Link Register 7 (COR) .............................................................518
Table 424. FRM_PMLR8, Performance Monitor Link Register 8 (COR) .............................................................518
Table 425. FRM_PMLR9, Performance Monitor Link Register 9 (COR) .............................................................518
Table 426. FRM_PMLR10, Performance Monitor Link Register 10 (COR) .........................................................518
Table 427. FRM_PMLR11, Performance Monitor Link Register 11 (COR) .........................................................519
Table 428. FRM_PMLR12, Performance Monitor Link Register 12 (COR) .........................................................519
Table 429. FRM_PMLR13, Performance Monitor Link Register 13 (COR) .........................................................520
Table 430. FRM_PMLR14, Performance Monitor Link Register 14 (COR) .........................................................521
Table 431. FRM_PMLR15, Performance Monitor Link Register 15 (COR) .........................................................521
Table 432. FRM_PMLR16, Performance Monitor Link Register 16 (COR) .........................................................521
Table 433. FRM_PMLR17, Performance Monitor Link Register 17 (COR) .........................................................521
Table 434. FRM_PMLR18, Performance Monitor Link Register 18 (COR) .........................................................522
Table 435. FRM_PMLR19, Performance Monitor Link Register 19 (COR) .........................................................522
Table 436. FRM_PMLR20, Performance Monitor Link Register 20 (COR) .........................................................522
Table 437. Receive Facility Data Link Register Addressing Map ........................................................................523
Table 438. Receive Path Facility Data Link Registers Address Indexing ............................................................523
Table 439. FRM_RFDLLR1—FRM_RFDLLR5, Receive FDL Link Registers 1—5 (RO) ....................................523
Table 440. FRM_RFDLLR6, Receive FDL Link Register 6 (R/W) .......................................................................523
Table 441. FRM_RFDLLR7, Receive FDL Link Register 7 (RO) .........................................................................524
Table 442. FRM_RFDLLR8, Receive FDL Link Register 8 (COR) ......................................................................524
Table 443. FRM_RFDLLR9, Receive FDL Link Register 9 (R/W) .......................................................................524
Table 444. Transmit Facility Data Link Register Addressing Map .......................................................................525
Table 445. Transmit Path Facility Data Link Registers Address Indexing ...........................................................525
Table 446. FRM_TFDLLR1—FRM_TFDLR5, Transmit FDL Link Registers 1—5 (COR) ...................................525
Table 447. FRM_TFDLLR6, Transmit FDL Link Register 6 (R/W) .......................................................................526
Table 448. FRM_TFDLLR7, Transmit FDL Link Register 7 (R/W) .......................................................................527
Table 449. FRM_TFDLLR8, Transmit FDL Link Register 8 (RO/COW) ..............................................................527
Table 450. FRM_TFDLLR9, Transmit FDL Link Register 9 (R/W) .......................................................................527
Table 451. System Interface, Arbiter, and Frame Formatter Link Register Addressing Map ...............................528
Table 452. System Interface, Arbiter, and Frame Formatter Link Register Address Indexing .............................528
Table 453. FRM_SYSLR1, System Interface Link Register 1 (R/W) ...................................................................529
Table 454. FRM_SYSLR2, System Interface Link Register 2 (R/W) ...................................................................529
Table 455. FRM_SYSLR3—FRM_SYSLR6, System Interface Link Registers 3—6 (R/W) .................................529
Table 456. FRM_ARLR1, Arbiter Link Register 1 (R/W) ......................................................................................530
Table 457. FRM_ARLR2, Arbiter Link Register 2 (R/W) ......................................................................................531
Table 458. FRM_ARLR3, Arbiter Link Register 3 (R/W) ......................................................................................534
Table 459. FRM_FFLR1, Frame Formatter Link Register 1 (R/W) ......................................................................535
Table 460. FRM_FFLR2, Frame Formatter Link Register 2 (R/W) ......................................................................536
Table 461. Line Decoder Per LInk Register Addressing Map ..............................................................................537
Table 462. Line Decoder Per Link Registers Address Indexing ...........................................................................537
Table 463. Line Encoder Per Link Register Addressing Map ..............................................................................537
Table 464. Line Encoder Per Link Registers Address Indexing ...........................................................................537
Table 465. FRM_LDLR1, Line Decoder Link Register 1 (R/W) ...........................................................................538
Table 466. FRM_LDLR2, Line Encoder Link Register 2 (R/W) ............................................................................538
Table 467. HDLC Per Channel Register Addressing Map ...................................................................................539
Table 468. FRM_HCR1, Transmit HDLC Channel Register 1 (R/W) ...................................................................539
Table 469. FRM_HCR2, Transmit HDLC Channel Register 2 (R/W) ...................................................................539
Table 470. FRM_HCR3, Transmit HDLC Channel Register 3 (R/W) ...................................................................540
Table 471. FRM_HCR4, Transmit HDLC Channel Register 4 (RO) ....................................................................542