
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
3
Lucent Technologies Inc.
Table of Contents
(continued)
Contents
Page
Super Mapper Global Interrupt Status and Control .........................................................................................75
Global Control ..................................................................................................................................................75
Super Mapper Global Control and Status Register Descriptions .....................................................................76
Microprocessor Interface Register Map ...........................................................................................................86
Microprocessor Interface Register Map ...........................................................................................................87
TMUX Functional Description ................................................................................................................................88
TMUX Introduction ...........................................................................................................................................88
TMUX Features ...............................................................................................................................................88
TMUX Receive Path Overview ........................................................................................................................89
TMUX Transmit Path Overview .......................................................................................................................91
TMUX High-Level Block Interconnect Diagram ...............................................................................................93
TMUX Detailed Block Diagram ........................................................................................................................94
Receive Direction Functional Block Diagram ...................................................................................................95
Receive Direction (Receive Path from Sonet Global/SDH) .............................................................................96
Transmit Direction (Transmit path to SONET/SDH line) ................................................................................116
TMUX Register Descriptions .........................................................................................................................128
TMUX Register Map ......................................................................................................................................185
SPE Mapper Functional Description ....................................................................................................................194
Introduction ....................................................................................................................................................194
Features .........................................................................................................................................................194
SPE Mapper Functional Description (continued) ...........................................................................................195
SPE Mapper Functional Block Diagram ........................................................................................................195
Basic Functional Flow of the SPE Mapper Transmit Section ........................................................................196
Basic Functional Flow Of The SPE Mapper Receive Section .......................................................................197
TUG-2 to AU-3/STS-1 SPE Mapping (Used in North American Systems) ....................................................198
TUG-2 to TUG-3 Mapping (Used in ITU/ETSI standard based systems) ......................................................198
DS3 to AU-3/STS-1 SPE Mapping (Used in Telcordia*/ANSI Standards Based Systems) .........................199
DS3 to TUG-3 Mapping (Used in ITU/ETSI Standard Based Systems) ........................................................199
SPE Mapper Basic Configuration ..................................................................................................................199
DS3 Configuration .........................................................................................................................................200
Phase Detector for External DS3 PLL ...........................................................................................................201
Serial STS-1 SPE Channel (NSMI) ...............................................................................................................201
TMUX Interface to the SPE Mapper ..............................................................................................................202
PATH Termination Block ...............................................................................................................................203
SPE Mapper Receive Direction Requirements ..............................................................................................207
Transmit Direction (to SONET/SDH Line) .....................................................................................................217
POAC Insert ...................................................................................................................................................220
AIS Path Generation ......................................................................................................................................221
SPE Mapper Register Descriptions ...............................................................................................................222
SPE Mapper Register Map ............................................................................................................................242
VT/TU Mapper Functional Description .................................................................................................................246
VT/TU Mapper Introduction ...........................................................................................................................246
VT/TU Mapper Features ................................................................................................................................246
VT/TU Mapper Functional Block Diagram .....................................................................................................247
VT/TU Mappings ............................................................................................................................................249
VT/TU Locations ............................................................................................................................................250
VT/TU Mapper Receive Path Description ......................................................................................................252
VT Demultiplexer (VTDEMUX) ......................................................................................................................252
VT Pointer Interpreter (VTPI) .........................................................................................................................252
VT Termination (VTTERM) ............................................................................................................................256
J2 Byte Monitor and Termination (J2MON) ...................................................................................................260
Receive Signaling (RX_VTSIG) .....................................................................................................................261
Receive Lower-Order Path Overhead (RX_LOPOH) ....................................................................................262