
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
124
Lucent Technologies Inc.
TMUX Functional Description
(continued)
Transmit Direction (Transmit path to SONET/SDH line)
(continued)
Transmit TOAC
—
Full TOH Access Mode.
In this mode, where TMUX_TTOAC_D13MODE = 0 and
TMUX_TTOAC_D412MODE = 0 (Table 79), the data signal (TTOACDATA, pin AE2) is partitioned into frames of 81
bytes. The frame repetition rate is 8 kHz. Each byte consists of 8 bits that are transmitted/received most significant
bit first. The MSB of the first byte of each frame contains an odd/even parity bit over the 648 bits of the previous
frame. The remaining 7 bits of this byte are not specified.
Bytes shown in Table 37 summarize the access capabilities of the transmit TOAC. This table describes the possi-
ble bytes in the outgoing frame that can be provisioned from the values on the TOAC channel. There are additional
mode bits described in Table 38 that must be programmed to allow insertion from the TOAC channel. Bytes indi-
cated in bold type below are not specified in the standard, but are available for insertion into the outgoing frame via
the register bit, TMUX_TTOAC_AVAIL (Table 79). An X in Table 37 indicates bytes that are don’t cares: the values
of these bytes in the outgoing transmit frame are not related to the values on the TTOAC channel.
Table 37. Transmit Transport Overhead Byte Full Access Mode
Table 38 summarizes the insertion options for the specified overhead bytes for TOAC in full TOH access mode.
The TMUX allows a default value (all 0s if microprocessor interface block SMPR_OH_DEFLT = 0 (Table 15), and
all 1s if SMPR_OH_DEFLT = 1) to be inserted on the corresponding TOAC value. All control signals are active
high.
Table 38. TTOAC Control Bits in Full Access Mode
OH Parity
X
D1
X
X
D4
D7
D10
S1
X
X
X
E1
D2
X
X
D5
D8
D11
Z2
X
X
X
F1
D3
X
X
D6
D9
D12
E2
X
X
B1-2
D1-2
X
X
D4-2
D7-2
D10-2
Z1-2
B1-3
D1-3
X
X
D4-3
D7-3
D10-3
Z1-3
E1-2
D2-2
X
K1-2
D5-2
D8-2
D11-2
Z2-2
E1-3
D2-3
X
K1-3
D5-3
D8-3
D11-3
X
F1-2
D3-2
X
K2-2
D6-2
D9-2
D12-2
E2-2
F1-3
D3-3
X
K2-3
D6-3
D9-3
D12-3
E2-3
Overhead Bytes
Register Control Bits
Value of the Register Control Bits
0
(Default Value)
SMPR_OH_DEFLT
(00000000
or
11111111)
1
E1
F1
TMUX_TTOAC_E1 (Table 79)
TMUX_TTOAC_F1 (Table 79)
TMUX_TTOAC_D1TO3 (Table 79)
TMUX_TTOAC_D4TO12 (Table 79)
TMUX_TTOAC_S1 (Table 79)
TMUX_TTOAC_E2 (Table 79)
TMUX_TTOAC_AVAIL (Table 79)
TOAC Data
D1—D3
D4—D12
S1
E2
all remaining bytes
in Table 37