
Lucent Technologies Inc.
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
114
TMUX Functional Description
(continued)
Receive Direction (Receive Path from Sonet/
SDH)
(continued)
Path Overhead Access Channel (POAC) Drop.
The
TMUX provides one path overhead access channel
(POAC output channel). The TMUX can receive up to
three STS-1 signals. There are two register bits,
TMUX_RPOAC_SEL[1:0] (Table 80), to designate
which STS-1s POH will be dropped onto the POAC
channel. TMUX_RPOAC_SEL[1:0] = 01 designates
STS-1 #1, TMUX_RPOAC_SEL[1:0] = 10 designates
STS-1 #2, and TMUX_RPOAC_SEL[1:0] = 11 desig-
nates STS-1 #3. TMUX_RPOAC_SEL[1:0] = 00 desig-
nates that the RPOAC channel is not driven by the
TMUX.
The POAC channel consists of the following signals:
I
A 576 kHz inverted clock signal sourced by the
TMUX (RPOACCLK, pin AE3).
I
A 576 kbits/s data signal sourced by the TMUX
(RPOACDATA, pin AD4).
I
An 8 kHz synchronization signal, sourced by the
TMUX (RPOACSYNC, pin AF4). The sync signal is
normally low. During the last clock period of each
frame coincident with the least significant bit of the
last byte, the sync signal is high.
The data signal is partitioned into frames of 9 bytes.
The frame repetition rate is 8 kHz. Each byte consists
of 8 bits that are transmitted/received most significant
bit first. The MSB of the second byte of each frame
contains an odd/even parity bit over the 72 bits of the
previous frame. The remaining 7 bits of this byte are
not specified.
Bytes shown in Table 32 summarize the access capa-
bilities of the receive POAC.
Table 32. Path Overhead Byte Access
Even or odd parity can be inserted into the first bit of
the MSB byte of the POAC outgoing frame. Parity is
selected with TMUX_RPOAC_OEPINS (Table 80).
AIS-P Insertion and AUTO_AISO Generation.
Upon
detecting certain failure conditions the TMUX asserts
the external output signals named AUTO_AIS[1—3]
(pins AD6, AE6, and AC6). The AUTO_AIS[1—3] sig-
nals, one per STS-1, also informs the other blocks
within the Super Mapper to insert AIS downstream due
to detected failures. The following conditions can
cause AUTO_AISO[1—3] signals to be asserted—line
AIS, LOC (STS-1 mode only), LOS, LOF, OOF, LOP-P,
SF (B1, B2, or B3), SD (B1, B2, or B3), payload label
mismatch, or payload unequipped. Each condition can
be individually inhibited from contributing to the internal
AUTO_AISO[1—3] signals.
For concatenated signals (STS-3c or STM-1), all
AUTO_AISO[1—3] signals should be driven coinciden-
tally. In STS-3 mode, each STS-1 signal has a corre-
sponding AUTO_AISO signal.
The following boolean expression is the criteria for
AUTO_AIS and send path AIS. The expressions repre-
sent combinations of signal status states register bits
and inhibit state register bits that form the criteria.
Criteria for AUTO_AISO<n>
=
((TMUX_RLAISMON AND
TMUX_RLAISMON_AISINH AND
TMUX_RPSMUXSEL) OR
(TMUX_RILOC AND TMUX_RILOC_AISINH
AND
TMUX_RPSMUXSEL) OR
(TMUX_RHSLOS AND TMUX_RHSLOS_AISINH AND
TMUX_RPSMUXSEL) OR
(TMUX_RHSLOF AND TMUX_RHSLOF_AISINH) OR
(TMUX_RHSOOF AND TMUX_RHSOOF_AISINH) OR
(TMUX_RLOP<n> AND TMUX_RLOP_AISINH) OR
(TMUX_RHSSF AND TMUX_RHSSF_AISINH
AND
TMUX_RPSMUXSEL) OR
(TMUX_RHSSD AND TMUX_RHSSD_AISINH
AND
TMUX_RPSMUXSEL) OR
(TMUX_RSFB3<n> AND TMUX_RSFB3_AISINH) OR
(TMUX_RSDB3<n> AND TMUX_RSDB3_AISINH) OR
(TMUX_RPLMP<n> AND TMUX_RHPLMP_AISINH)
OR
(TMUX_RUNEQP<n> AND TMUX_RUNEQP_AISINH)
OR
(TMUX_RTIMP<n> AND TMUX_RTIMP_AISINH) OR
(TMUX_RPAIS_INS))
J1
POH Parity
C2
G1
F2
H4
F3
K3
N1