
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
435
Lucent Technologies Inc.
28-Channel Framer Block Functional Description
(continued)
Facility Data Link
(continued)
Transmit Facility Data Link Functional Description
This block performs the transmission of D bits into SLC-96 superframes, Sa bits into CEPT multiframes, and data
link bits into DDS frames.
For SLC-96 frames, the D bits are always sourced from this block when the block is enabled for insertion
(FRM_DS1I (Table 447)). The D-bit delineator bits (SLC-96 Fs frame) are also sourced from this block and stored
in the stack with the D bits.
For CEPT frames, the Sa bits are sourced from either the Sa stack, or outside of the data link block. The data link
block only responds with valid data when selected by the Sa source control bits (FRM_SA4SC—FRM_SA8SC
(Table 447)).
For DDS frames, the data link bits are always sourced from this block when this block is enabled for insertion
(FRM_DS1I).
This block also provides the capability to transmit BOMs in the data link channel of ESF links.
All frame types:
n
Support clear-on-read status and interrupt bits based on the setting of the input select signal.
SLC-96 Superframe Transmit Data Link
n
Provides storage for D bits and delineator bits for transmission on SLC-96 links.
n
Provides interrupt for stack empty.
n
Provides host access to stack using processor clock.
n
Performs retransmission of stack when update is yet to be performed.
When enabled for insertion, this block will always source the D bits to any SLC-96 Tx link. The delineator bits
(SLC-96 Fs frame) which bound the 24 D bits are also sourced from this block.
The 12 frame SLC-96 superframe is composed of a terminal frame (F
T
) alternating with a subframe that consists of
a combined signaling (F
S
) frame and data link. The subframe shares establishing the signaling frame (F
S
) and
SLC-96 data link. The FDL stack bits are inserted into the signaling and data link subframe position in the super-
frame. Seventy-two superframes are required to deliver the 24 D bits and 12-bit delineator. The front-end delinea-
tor is 00111 which is followed by 24 D bits and trailed by 0001110. The alignment of the F
S
bits within the
superframe is determined and indicated by the frame aligner block.
The SLC-96 F
S
bits are stored in the shared Tx stack as shown in Table 318:
Table 318. Shared Tx FDL Stack Format for SLC-96 Frames
* The value held in the bits left blank should be ignored by the host.
Word
0
1*
2*
3*
4*
15
0
C1
SB2 SB3
0
0
14
0
C2
13
0
C3
M1
0
0
12
1
C4
M2
0
0
11
1
C5
M3
0
0
10
1
C6
A1
0
0
9
0
8
0
7
0
6
1
5
1
4
1
3
0
0
0
0
0
2
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
C7
A2
0
0
C8
S1
0
0
C9
S2
0
0
C10
S3
0
0
C11
S4
0
0
SB1
SB4
0
0
0
0