![](http://datasheet.mmic.net.cn/370000/-PD30101_datasheet_16680756/-PD30101_20.png)
- xiv -
LIST OF FIGURES (1/8)
Fig. No.
Title
Page
1-1.
1-2.
1-3.
1-4.
1-5.
1-6.
1-7.
1-8.
1-9.
1-10.
V
R
4101 Internal Block Diagram and Example of Connection to External Blocks ......................
V
R
4100 CPU Core Internal Block Diagram................................................................................
V
R
4101 CPU Registers..............................................................................................................
CPU Instruction Formats............................................................................................................
Little-Endian Byte Ordering........................................................................................................
Little-Endian Data in a Doubleword............................................................................................
Misaligned Word Accessing (Little-Endian)................................................................................
CP0 Registers............................................................................................................................
External Circuit of Clock Oscillator.............................................................................................
Examples of Oscillator with Bad Connection .............................................................................
2
10
12
12
14
14
15
16
20
21
2-1.
CPU Instruction Formats............................................................................................................
23
3-1.
3-2.
3-3.
3-4.
3-5.
3-6.
3-7.
3-8.
3-9.
3-10.
3-11.
3-12.
3-13.
3-14.
3-15.
3-16.
3-17.
Pipeline Stages..........................................................................................................................
Instruction Execution in the Pipeline..........................................................................................
Pipeline Activities.......................................................................................................................
Branch Delay..............................................................................................................................
Add Instruction Pipeline Activities..............................................................................................
JALR Instruction Pipeline Activities............................................................................................
BEQ Instruction Pipeline Activities.............................................................................................
TLT Instruction Pipeline Activities..............................................................................................
LW Instruction Pipeline Activities...............................................................................................
SW Instruction Pipeline Activities...............................................................................................
Interlocks, Exceptions, and Faults .............................................................................................
Correspondence of Pipeline Stage to Interlock and Exception Condition..................................
Exception Detection...................................................................................................................
Data Cache Miss Stall................................................................................................................
CACHE Instruction Stall.............................................................................................................
Load Data Interlock....................................................................................................................
MD Busy Interlock......................................................................................................................
35
36
36
38
39
40
41
42
43
44
45
46
48
49
49
50
50
4-1.
4-2.
4-3.
4-4.
4-5.
Virtual-to-Physical Address Translation.....................................................................................
V
R
4101 Physical Address Space...............................................................................................
32-bit Mode Virtual Address Translation....................................................................................
64-bit Mode Virtual Address Translation....................................................................................
User Mode Address Space........................................................................................................
54
55
57
58
59