- xxii -
LIST OF TABLES (1/4)
Table No.
Title
Page
1-1.
1-2.
1-3.
1-4.
1-5.
1-6.
1-7.
1-8.
1-9.
1-10.
1-11.
1-12.
1-13.
1-14.
1-15.
BCU Registers ..........................................................................................................................
DMAAU Registers .....................................................................................................................
DCU Registers ..........................................................................................................................
CMU Register ............................................................................................................................
ICU Registers ............................................................................................................................
PMU Registers ..........................................................................................................................
RTC Registers ...........................................................................................................................
DSU Registers ..........................................................................................................................
GIU Registers ............................................................................................................................
PIU Registers ............................................................................................................................
SIU Registers ............................................................................................................................
AIU Registers ............................................................................................................................
KIU Registers ............................................................................................................................
DebugSIU Registers .................................................................................................................
System Control Coprocessor (CP0) Register Definitions ..........................................................
4
5
5
5
6
6
7
7
7
8
8
9
9
10
17
2-1.
2-2.
2-3.
2-4.
2-5.
2-6.
2-7.
2-8.
2-9.
2-10.
2-11.
2-12.
2-13.
2-14.
2-15.
2-16.
2-17.
2-18.
2-19.
Number of Delay Slot Cycles Necessary for Load and Store Instructions.................................
Byte Specification Related to Load and Store Instructions........................................................
Number of Stall Cycles in Multiply and Divide Instructions........................................................
Number of Delay Slot Cycles in Jump and Branch Instructions.................................................
CPU Instruction Set: Load and Store Instructions.....................................................................
CPU Instruction Set: Computational (Immediate) Instructions..................................................
CPU Instruction Set: Computational (3-Operand) Instructions .................................................
CPU Instruction Set: Computational (Multiply and Divide) Instructions ....................................
CPU Instruction Set: Jump and Branch Instructions.................................................................
CPU Instruction Set: Branch Likely Instructions........................................................................
CPU Instruction Set: Shift Instructions......................................................................................
CPU Instruction Set: Special Instructions .................................................................................
CPU (Extended) Instructions: Load and Store Instructions.......................................................
CPU (Extended) Instructions: Computational (Immediate) Instructions....................................
CPU (Extended) Instructions: Computational (3-Operand) Instructions ...................................
CPU (Extended) Instructions: Computational (Multiply and Divide) Instructions ......................
CPU (Extended) Instructions: Shift Instructions........................................................................
CP0 Instructions.........................................................................................................................
V
R
4101 Extended Instructions...................................................................................................
24
25
26
27
28
28
29
29
30
30
31
31
32
32
32
32
33
33
33