![](http://datasheet.mmic.net.cn/370000/-PD30101_datasheet_16680756/-PD30101_9.png)
- iii -
TABLE OF CONTENTS
CHAPTER 1 INTRODUCTION ..........................................................................
1.1 CHARACTERISTICS.............................................................................................
1.2 ORDERING INFORMATION..................................................................................
1.3 64-BIT ARCHITECTURE.......................................................................................
1.4 V
R
4101 PROCESSOR...........................................................................................
1.4.1 Internal Structure................................................................................................................
1.4.2 I/O registers........................................................................................................................
1.5 V
R
4100 CPU CORE ..............................................................................................
1.5.1 Internal Structure................................................................................................................
1.5.2 CPU Registers....................................................................................................................
1.5.3 CPU Instruction Set Overview............................................................................................
1.5.4 Data Formats and Addressing............................................................................................
1.5.5 Coprocessors (CP0-CP3)...................................................................................................
1.5.6 Floating-Point Unit (FPU)...................................................................................................
1.5.7 Cache.................................................................................................................................
1.6 MEMORY MANAGEMENT SYSTEM (MMU)..........................................................
1.6.1 Translation Lookaside Buffer (TLB)....................................................................................
1.6.2 Operating Modes................................................................................................................
1.7 INSTRUCTION PIPELINE.....................................................................................
1.8 CLOCK INTERFACE.............................................................................................
1
1
2
2
2
3
4
10
10
11
12
13
15
18
18
18
18
19
19
19
CHAPTER 2 CPU INSTRUCTION SET SUMMARY...........................................
2.1 CPU INSTRUCTION FORMATS............................................................................
2.1.1 Support of the MIPS ISA....................................................................................................
2.2 INSTRUCTION CLASSES.....................................................................................
2.2.1 Load and Store Instructions ...............................................................................................
2.2.2 Computational Instructions.................................................................................................
2.2.3 Jump and Branch Instructions............................................................................................
2.2.4 Special Instructions............................................................................................................
2.2.5 System Control Coprocessor (CP0) Instructions................................................................
2.3 V
R
4101 CPU INSTRUCTION SET.........................................................................
23
23
24
24
24
26
27
27
28
28
CHAPTER 3 V
R
4101 PIPELINE ........................................................................
3.1 PIPELINE STAGES...............................................................................................
3.1.1 Pipeline Activities ...............................................................................................................
3.2 BRANCH DELAY...................................................................................................
35
35
36
38