- xix -
LIST OF FIGURES (6/8)
Fig. No.
Title
Page
15-6.
15-7.
15-8.
15-9.
Starting by an Alarm Interrupt (BATTINH=0)............................................................................. 247
Power Mode Status Transition................................................................................................... 249
PMUINTREG (0x0B00 00A0) .................................................................................................... 252
PMUCNTREG (0x0B00 00A2)................................................................................................... 254
16-1.
16-2.
16-3.
16-4.
16-5.
16-6.
16-7.
16-8.
16-9.
16-10.
16-11.
16-12.
16-13.
16-14.
Functional Block Diagram of the RTC........................................................................................ 255
ETIMELREG (0x0B00 00C4)..................................................................................................... 257
ETIMEMREG (0x0B00 00C6).................................................................................................... 257
ETIMEHREG (0x0B00 00C8)..................................................................................................... 258
ECMPHREG (0x0B00 00CA)..................................................................................................... 258
ECMPLREG (0x0B00 00CC)..................................................................................................... 259
ECMPMREG (0x0B00 00CE) .................................................................................................... 259
RTCLLREG (0x0B00 00D0)....................................................................................................... 260
RTCLHREG (0x0B00 00D2)...................................................................................................... 261
RTCLCNTLREG (0x0B00 00D4) ............................................................................................... 262
RTCLCNTHREG (0x0B00 00D6)............................................................................................... 263
TCLKCNTLREG (0x0B00 00D8)................................................................................................ 264
TCLKCNTHREG (0x0B00 00DA)............................................................................................... 265
RTCINTREG (0x0B00 00DC) .................................................................................................... 266
17-1.
17-2.
17-3.
17-4.
DSUCNTREG (0x0B00 00E0) ................................................................................................... 268
DSUSETREG (0x0B00 00E2).................................................................................................... 269
DSUCLRREG (0x0B00 00E4).................................................................................................... 270
DSUTIMREG (0x0B00 00E6)..................................................................................................... 271
18-1.
18-2.
18-3.
18-4.
18-5.
18-6.
18-7.
GOUTENREG (0x0B00 0100) ................................................................................................... 274
GPOTDATREG (0x0B00 0102) ................................................................................................. 275
GINTSTREG (0x0B00 0104)...................................................................................................... 276
GINTENREG (0x0B00 0106)..................................................................................................... 277
GCINTSREG (0x0B00 0108)..................................................................................................... 278
GLINTSREG (0x0B00 010A) ..................................................................................................... 279
Flow Chart of the Occurrence of an Interrupt............................................................................. 281
19-1.
19-2.
19-3.
19-4.
Block Diagram of an Example of the Configuration of an External Circuit................................. 284
Equalized Circuit for Detecting Coordinates .............................................................................. 284
Block Diagram of the PIU Interior............................................................................................... 285
Scan Sequencer State Transition Diagram................................................................................ 286