參數(shù)資料
型號(hào): L64007
廠商: LSI CORP
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP160
封裝: PLASTIC, QFP-160
文件頁(yè)數(shù): 140/166頁(yè)
文件大小: 1015K
代理商: L64007
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)當(dāng)前第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)
Draft 1/16/97
L64007 MPEG-2, DVB, JSAT Transport Demultiplexer Technical Manual
3-3
PRE.4 for Rev. D
Copyright 1997 by LSI Logic Corporation. All rights reserved.
CS
Chip Selects
Input
When this signal is LOW, the L64007 is selected for a pri-
mary microprocessor Read or Write cycle, as determined
by the state of R/W signal. When this signal is HIGH, the
L64007 does not respond to the microprocessor address
or data bus, and the data bus lines are in 3-state mode.
D[15:0]
Data Bus
Bidirectional
This 16-bit bus is used to transfer data to and from the
host processor bus. When the L64007 is in a read bus
cycle, this bus is driven by the L64007. When in a write
cycle, this bus is driven by the external host processor
and should be valid on the LOW-to-HIGH transition of the
UDS and LDS signals. When the L64007 is not in a bus
cycle, these lines are 3-stated. After RESET, the bus
automatically switches to 3-state.
DACK
DMA Acknowledge
Input
This active LOW input is used by the host processor or
DMA controller to signal the L64007 that a DMA request
has been granted and the DMA bus operation is in
progress. All other signals on the host processor bus are
ignored. For the L64007, the DMA read or write direction
is determined by programming the TR_DIR bit in the Sys-
tem Mode Register. When in read DMA direction, D[15:0]
are driven by the L64007 with valid data on D[15:0] from
the HIGH-to-LOW transition of DACK as long as it stays
LOW. On the LOW-to-HIGH transition of DACK, the
L64007 assumes the data has been latched and D[15:0]
is 3-stated. During a write DMA operation, data on
D[15:0] is latched on the LOW-to-HIGH transition of the
DACK signal. The L64007 responds to DACK only if the
DREQ signal is also asserted. The LOW-to-HIGH transi-
tion of DACK indicates that the data has been latched.
DREQ
DMA Request
Output
This active LOW output is used by the L64007 to signal
the host processor or external DMA controller that it is
ready for a DMA read or write operation. The activation
and deactivation of this signal are done internally by the
L64007 DMA FIFO control logic. The request activity is
based on a burst-level value that is programmed in the
System Control Register. DREQ is not active if the
TR_EN bit in the System Control Register is reset LOW.
相關(guān)PDF資料
PDF描述
L64013A1 SPECIALTY CONSUMER CIRCUIT, PQFP100
L64014A SPECIALTY CONSUMER CIRCUIT, PQFP144
L64015 SPECIALTY CONSUMER CIRCUIT, PQFP144
L64020XDC SPECIALTY CONSUMER CIRCUIT, CBGA208
L64020XQC SPECIALTY CONSUMER CIRCUIT, PQFP160
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L64010ADC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator
L64010ADCC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator
L64010ADM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator
L64010ADMB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator
L64010ADMC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator