參數(shù)資料
型號: SC1100UFH-233
廠商: National Semiconductor Corporation
英文描述: Geode⑩ Information Appliance On a Chip
中文描述: Geode⑩信息家電在一個芯片
文件頁數(shù): 100/348頁
文件大?。?/td> 2063K
代理商: SC1100UFH-233
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁當(dāng)前第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁第337頁第338頁第339頁第340頁第341頁第342頁第343頁第344頁第345頁第346頁第347頁第348頁
www.national.com
100
Revision 1.1
G
SuperI/O Module
(Continued)
Sending the Address Byte
When the device is the active master of the ACCESS.bus
(ACBST[1] is set), it can send the address on the bus.
The address sent should not be the device’s own address,
as defined by ACBADDR[6:0] if ACBADDR[7] is set, nor
should it be the global call address if ACBST[3] is set.
To send the address byte, use the following sequence:
1)
For a receive transaction where the software wants
only one byte of data, it should set ACBCTL1[4]. If only
an address needs to be sent or if the device requires
stall for some other reason, set ACBCTL1[7].
2)
Write the address byte (7-bit target device address)
and the direction bit to the ACBSDA register. This
causes the ACB to generate a transaction. At the end
of this transaction, the acknowledge bit received is
copied to ACBST[4]. During the transaction, the ABD
and ABC lines are continuously checked for conflict
with other devices. If a conflict is detected, the trans-
action is aborted, ACBST[5] is set and ACBST[1] is
cleared.
3)
If ACBCTL1[7] is set and the transaction was success-
fully completed (i.e., both ACBST[5] and ACBST[4]
are cleared), ACBST[3] is set. In this case, the ACB
stalls any further ACCESS.bus operations (i.e., holds
ABC low). If ACBCTL1[2] is set, it also sends an inter-
rupt request to the host.
4)
If the requested direction is transmit and the start
transaction was completed successfully (i.e., neither
ACBST[5] nor ACBST[4] is set, and no other master
has accessed the device), ACBST[6] is set to indicate
that the ACB awaits attention.
5)
If the requested direction is receive, the start transac-
tion was completed successfully and ACBCTL1[7] is
cleared, the ACB starts receiving the first byte auto-
matically.
6)
Check that both ACBST[5] and ACBST[4] are cleared.
If ACBCTL1[2] is set, an interrupt is generated when
ACBST[5] or ACBST[4] is set.
Master Transmit
After becoming the bus master, the device can start trans-
mitting data on the ACCESS.bus.
To transmit a byte in an interrupt or polling controlled oper-
ation, the software should:
1)
Check that both ACBST[5] and ACBST[4] are cleared,
and that ACBST[6] is set. If ACBCTL1[7] is set, also
check that ACBST[3] is cleared (and clear it if
required).
2)
Write the data byte to be transmitted to the ACBSDA.
When either ACBST[5] or ACBST[4] is set, an interrupt is
generated. When the slave responds with a negative
acknowledge, ACBST[4] is set and ACBST[6] remains
cleared. In this case, if ACBCTL1[2] is set, an interrupt is
issued.
Master Receive
After becoming the bus master, the device can start receiv-
ing data on the ACCESS.bus.
To receive a byte in an interrupt or polling operation, the
software should:
1)
Check that ACBST[6] is set and that ACBST[5] is
cleared. If ACBCTL1[7] is set, also check that the
ACBST[3] is cleared (and clear it if required).
2)
Set ACBCTL1[4] to 1, if the next byte is the last byte
that should be read. This causes a negative acknowl-
edge to be sent.
3)
Read the data byte from the ACBSDA.
Before receiving the last byte of data, set ACBCTL1[4].
4.7.7.1
To end a transaction, set the ACBCTL1[1] before clearing
the current stall flag (i.e., ACBST[6], ACBST[4], or
ACBST[3]). This causes the ACB to send a Stop Condition
immediately, and to clear ACBCTL1[1]. A Stop Condition
may be issued only when the device is the active bus mas-
ter (i.e., ACBST[1] is set).
Master Stop
Master Bus Stall
The ACB can stall the ACCESS.bus between transfers
while waiting for the host response. The ACCESS.bus is
stalled by holding the AB1C signal low after the acknowl-
edge cycle. Note that this is interpreted as the beginning of
the following bus operation. The user must make sure that
the next operation is prepared before the flag that causes
the bus stall is cleared.
The flags that can cause a bus stall in master mode are:
Negative acknowledge after sending a byte (ACBST[4]
= 1).
ACBST[6] bit is set.
ACBCTL1[7] = 1, after a successful start (ACBST[3] =
1).
Repeated Start
A repeated start is performed when the device is already
the bus master (ACBST[1] is set). In this case, the
ACCESS.bus is stalled and the ACB awaits host handling
due to: negative acknowledge (ACBST[4] = 1), empty
buffer (ACBST[6] = 1) and/or a stall after start (ACBST[3]
1).
For a repeated start:
1)
Set ACBCTL1[0] to 1.
2)
In master receive mode, read the last data item from
ACBSDA.
3)
Follow the address send sequence, as described in
Section "Sending the Address Byte". If the ACB was
awaiting handling due to ACBST[3] = 1, clear it only
after writing the requested address and direction to
ACBSDA.
相關(guān)PDF資料
PDF描述
SC1100UFH-266 Geode⑩ Information Appliance On a Chip
SC1100UFH-300 Geode⑩ Information Appliance On a Chip
SC11372 MOBILE RADIO ANALOG PROCESSOR
SC11372CQ MOBILE RADIO ANALOG PROCESSOR
SC140 High-Performance Fix-Point DSP Core(高性能定點型數(shù)字信號處理器內(nèi)核)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC1100UFH-266 制造商:ADV-MICRO-DEV 功能描述:
SC1100UFH-266 B1 制造商:Advanced Micro Devices 功能描述:I3O IC OPN
SC1100UFH-300 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Geode⑩ Information Appliance On a Chip
SC1101 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:VOLTAGE MODE PWM CONTROLLER
SC1101_05 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Asynchronous Voltage Mode PWM Controller