Revision 1.1
203
www.national.com
G
Core Logic Module
(Continued)
Offset 08h-0Bh
SERIRQ_CNT — Serial IRQ Control Register (R/W)
Reset Value: 00000000h
31:8
7
Reserved.
Serial IRQ Enable.
0: Disable.
1: Enable.
Serial IRQ Interface Mode.
0: Continuous.
1: Quiet.
Number of IRQ Data Frames.
0000: 17 frames
0001: 18 frames
0010: 19 frames
0011: 20 frames
Start Frame Pulse Width.
00: 4 Clocks
01: 6 Clocks
10: 8 Clocks
11: Reserved
6
5:2
0100: 21 frames
0101: 22 frames
0110: 23 frames
0111: 24 frames
1000: 25 frames
1001: 26 frames
1010: 27 frames
1011: 28 frames
1100: 29 frames
1101: 30 frames
1110: 31 frames
1111: 32 frames
1:0
Offset 0Ch-0Fh
DRQx are internal signals between the Core Logic and SuperI/O modules.
DRQ_SRC — DRQ Source Register (R/W)
Reset Value: 00000000h
31:8
7
Reserved.
DRQ7 Source.
Selects the interface source of the DRQ7 signal.
0: ISA (DRQ7, unavailable externally).
1: LPC (LDRQ#, ball C26) and program PMR[14] = 1.
DRQ6 Source.
Selects the interface source of the DRQ6 signal.
0: ISA (DRQ6, unavailable externally).
1: LPC (LDRQ#, ball C26) and program PMR[14] = 1.
DRQ5 Source.
Selects the interface source of the DRQ5 signal.
0: ISA (DRQ5, unavailable externally).
1: LPC (LDRQ#, ball C26) and program PMR[14] = 1.
LPC BM0 Cycles.
Allow LPC Bus Master 0 Cycles.
0: Enable.
1: Disable.
DRQ3 Source.
Selects the interface source of the DRQ3 signal.
0: ISA (DRQ3, unavailable externally).
1: LPC (LDRQ#, ball C26) and program PMR[14] = 1.
DRQ2 Source.
Selects the interface source of the DRQ2 signal.
0: ISA (DRQ2, unavailable externally).
1: LPC (LDRQ#, ball C26) and program PMR[14] = 1.
DRQ1 Source.
Selects the interface source of the DRQ1 signal.
0: ISA (DRQ1, unavailable externally).
1: LPC (LDRQ#, ball C26) and program PMR[14] = 1.
DRQ0 Source.
Selects the interface source of the DRQ0 signal.
0: ISA (DRQ0), unavailable externally.
1: LPC (LDRQ#, ball C26) and program PMR[14] = 1.
6
5
4
3
2
1
0
Table 5-31. F0BAR1+I/O Offset xxh: LPC Interface Configuration Registers (Continued)
Bit
Description