www.national.com
198
Revision 1.1
G
Core Logic Module
(Continued)
4:0
Signal Select.
Selects the GPIO signal to be configured in the Bank selected via bit 5 setting (i.e., Bank 0 or Bank 1). See
Table 3-2 "Multiplexing, Interrupt Selection, and Base Address Registers" on page 50 for GPIO ball muxing options. GPIOs
without an associated ball number are not available externally.
If bit 5 = 0; Bank 0
00000 = GPIO0 (ball B22)
10000 = GPIO16 (ball AE18)
00001 = GPIO1 (ball AD24)
10001 = GPIO17 (ball B23)
00010 = GPIO2 (ball B21)
10010 = GPIO18 (ball AC24)
00011 = GPIO3 (ball A22)
10011 = GPIO19 (ball Y24)
00100 = GPIO4
10100 = GPIO20 (ball D21)
00101 = GPIO5
10101 = GPIO21
00110 = GPIO6 (ball AD12)
10110 = GPIO22
00111 = GPIO7 (ball AF11)
10111 = GPIO23
01000 = GPIO8 (ball AC12)
11000 = GPIO24
01001 = GPIO9 (ball AE12)
11001 = GPIO25
01010 = GPIO10 (ball AF12)
11010 = GPIO26
01011 = GPIO11 (ball AF19)
11011 = GPIO27
01100 = GPIO12 (ball AE23)
11100 = GPIO28
01101 = GPIO13 (ball AD23)
11101 = GPIO29
01110 = GPIO14 (ball D22)
11110 = GPIO30
01111 = GPIO15 (ball C22
11111 = GPIO31
If bit 5 = 1; Bank 1
00000 = GPIO32 (ball E26)
10000 = GPIO48
00001 = GPIO33 (ball D25
10001 = GPIO49
00010 = GPIO34 (ball D26)
10010 = GPIO50
00011 = GPIO35 (ball C25)
10011 = GPIO51
00100 = GPIO36 (ball C26)
10100 = GPIO52
00101 = GPIO37 (ball B24)
10101 = GPIO53
00110 = GPIO38 (ball AB23)
10110 = GPIO54
00111 = GPIO39 (ball A24)
10111 = GPIO55
01000 = GPIO40 (ball B20)
11000 = GPIO56
01001 = GPIO41 (ball AA24)
11001 = GPIO57
01010 = GPIO42
11010 = GPIO58
01011 = GPIO43
11011 = GPIO59
01100 = GPIO44
11100 = GPIO60
01101 = GPIO45
11101 = GPIO61
01110 = GPIO46
11110 = GPIO62
01111 = GPIO47 (ball AB24)
11111 = GPIO63
Offset 24h-27h
This register is used to indicate configuration for the GPIO signal that is selected in the GPIO Signal Configuration Select Register
(above).
Note:
PME debouncing, polarity, and edge/level configuration is only applicable on GPIO0-GPIO15 signals (Bank 0 = 00000 to
01111) and on GPIO32-GPIO47 signals (Bank 1 settings of 00000 to 01111). The remaining GPIOs (GPIO16-GPIO31 and
GPIO48-GPIO63) can not generate PMEs, therefore these bits have no function and read 0.
GPIO Signal Configuration Access Register (R/W)
Reset Value: 00000044h
31:7
6
Reserved.
Must be set to 0.
PME Debounce Enable.
Enables/disables IRQ debounce (debounce period = 16 ms).
0: Disable.
1: Enable. (Default).
See the note in the description of this register for more information about the default value of this bit.
PME Polarity.
Selects the polarity of the signal that issues a PME from the selected GPIO signal (falling/low or rising/high).
0: Falling edge or low level input. (Default)
1: Rising edge or high level input.
See the note in the description of this register for more information about the default value of this bit.
PME Edge/Level Select.
Selects the type (edge or level) of the signal that issues a PME from the selected GPIO signal.
0: Edge input. (Default)
1: Level input.
For normal operation, always set this bit to 0 (edge input). Erratic system behavior results if this bit is set to 1.
See the note in the description of this register for more information about the default value of this bit.
5
4
Table 5-30. F0BAR0+I/O Offset: GPIO Configuration Registers (Continued)
Bit
Description