參數(shù)資料
型號: SC1100UFH-233
廠商: National Semiconductor Corporation
英文描述: Geode⑩ Information Appliance On a Chip
中文描述: Geode⑩信息家電在一個芯片
文件頁數(shù): 147/348頁
文件大?。?/td> 2063K
代理商: SC1100UFH-233
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁當(dāng)前第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁第337頁第338頁第339頁第340頁第341頁第342頁第343頁第344頁第345頁第346頁第347頁第348頁
Revision 1.1
147
www.national.com
G
Core Logic Module
(Continued)
5.2.12.3 VSA Technology Support Hardware
The Core Logic module incorporates the required hard-
ware in order to support the Virtual System Architecture
(VSA) technology for capture and playback of audio
using an external codec. This eliminates much of the hard-
ware traditionally associated with industry standard audio
functions.
XpressAUDIO software provides 16-bit compatible sound.
This software is available to OEMs for incorporation into
the system BIOS ROM.
VSA Technology
VSA technology provides a framework to enable software
implementation of traditionally hardware-only components.
VSA software executes in System Management Mode
(SMM), enabling it to execute transparently to the operat-
ing system, drivers, and applications.
The VSA design is based upon a simple model for replac-
ing hardware components with software. Hardware to be
virtualized is merely replaced with simple access detection
circuitry which asserts the
SMI#
(System Management
Interrupt) internal signal when hardware accesses are
detected. The current execution stream is immediately pre-
empted, and the processor enters SMM. The SMM system
software then saves the processor state, initializes the VSA
execution environment, decodes the SMI source, and dis-
patches handler routines which have registered requests to
service the decoded SMI source. Once all handler routines
have completed, the processor state is restored and nor-
mal execution resumes. In this manner, hardware
accesses are transparently replaced with the execution of
SMM handler software.
Historically, SMM software was used primarily for the sin-
gle purpose of facilitating active power management for
notebook designs. That software’s only function was to
manage the power-up and down of devices to save power.
With high performance processors now available, it is fea-
sible to implement, primarily in SMM software, PC capabili-
ties traditionally provided by hardware. In contrast to power
management code, this virtualization software generally
has strict performance requirements to prevent application
performance from being significantly impacted.
Audio SMI Related Registers
The SMI related registers consist of:
Audio SMI Status Reporting Registers:
— Top Level SMI Mirror and Status Registers
(F1BAR0+Memory Offset 00h/02h)
— Second Level SMI Status Registers
(F3BAR0+Memory Offset 10h/12h)
I/O Trap SMI and Fast Write Status Register
(F3BAR0+Memory Offset 14h)
I/O Trap SMI Enable Register (F3BAR0+Memory Offset
18h)
Audio SMI Status Reporting Registers:
The Top SMI Status Mirror and Status registers are the top
level of hierarchy for the SMI handler in determining the
source of an SMI. These two registers are at
F1BAR0+Memory Offset 00h (Status Mirror) and 02h (Sta-
tus). The registers are identical except that reading the reg-
ister at F1BAR0+Memory Offset 02h clears the status.
The second level of audio SMI status reporting is set up
very much like the top level. There are two status reporting
registers, one “read only” (mirror) and one “read to clear”.
The data returned by reading either offset is the same (i.e.,
SMI was caused by an audio related event). The difference
between F3BAR0+Memory Offset 12h (Status Mirror) and
10h (Status) is in the ability to clear the SMI source at 10h.
Figure 5-14 shows an SMI tree for checking and clearing
the source of an audio SMI. Only the audio SMI bit is
detailed here. For details regarding the remaining bits in
the Top SMI Status Mirror and Status registers refer to
Table 5-33 "F1BAR0+I/O Offset: SMI Status Registers" on
page 208.
I/O Trap SMI and Fast Write Status Register:
This 32-bit read-only register (F3BAR0+Memory Offset
14h) not only indicates if the enabled I/O trap generated an
SMI, but also contains Fast Path Write related bits.
I/O Trap SMI Enable Register:
The I/O Trap SMI Enable register (F3BAR0+Memory Off-
set 18h) allows traps for specified I/O addresses and con-
figures generation for I/O events. It also contains the
enabling bit for Fast Path Read/Write features.
Status Fast Path Read/Write
Status Fast Path Read – If enabled, the Core Logic module
intercepts and responds to reads to several status regis-
ters. This speeds up operations, and prevents SMI genera-
tion for reads to these registers. This process is called
Status Fast Path Read. Status Fast Path Read is enabled
via F3BAR0+Memory Offset 18h[4].
In Status Fast Path Read the Core Logic module responds
to reads of the following addresses:
388h-38Bh, 2x0h, 2x1h, 2x2h, 2x3h, 2x8h and 2x9h
Note that if neither sound card or FM I/O mapping is
enabled, then status read trapping is not possible.
Fast Path Write – If enabled, the Core Logic module cap-
tures certain writes to several I/O locations. This feature
prevents two SMIs from being asserted for write operations
that are known to take two accesses (the first access is an
index and the second is data). This process is called Fast
Path Write. Fast Path Write is enabled via F3BAR0+Mem-
ory Offset 18h[11].
相關(guān)PDF資料
PDF描述
SC1100UFH-266 Geode⑩ Information Appliance On a Chip
SC1100UFH-300 Geode⑩ Information Appliance On a Chip
SC11372 MOBILE RADIO ANALOG PROCESSOR
SC11372CQ MOBILE RADIO ANALOG PROCESSOR
SC140 High-Performance Fix-Point DSP Core(高性能定點型數(shù)字信號處理器內(nèi)核)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC1100UFH-266 制造商:ADV-MICRO-DEV 功能描述:
SC1100UFH-266 B1 制造商:Advanced Micro Devices 功能描述:I3O IC OPN
SC1100UFH-300 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Geode⑩ Information Appliance On a Chip
SC1101 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:VOLTAGE MODE PWM CONTROLLER
SC1101_05 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Asynchronous Voltage Mode PWM Controller