參數(shù)資料
型號(hào): SC1100UFH-233
廠(chǎng)商: National Semiconductor Corporation
英文描述: Geode⑩ Information Appliance On a Chip
中文描述: Geode⑩信息家電在一個(gè)芯片
文件頁(yè)數(shù): 14/348頁(yè)
文件大?。?/td> 2063K
代理商: SC1100UFH-233
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)第318頁(yè)第319頁(yè)第320頁(yè)第321頁(yè)第322頁(yè)第323頁(yè)第324頁(yè)第325頁(yè)第326頁(yè)第327頁(yè)第328頁(yè)第329頁(yè)第330頁(yè)第331頁(yè)第332頁(yè)第333頁(yè)第334頁(yè)第335頁(yè)第336頁(yè)第337頁(yè)第338頁(yè)第339頁(yè)第340頁(yè)第341頁(yè)第342頁(yè)第343頁(yè)第344頁(yè)第345頁(yè)第346頁(yè)第347頁(yè)第348頁(yè)
www.national.com
14
Revision 1.1
G
Architecture Overview
(Continued)
1.2
The Core Logic module is described in detail in Section 5.0
"Core Logic Module" on page 116.
CORE LOGIC MODULE
The Core Logic module is connected to the Fast-PCI bus. It
uses signal AD28 as the IDSEL for all PCI configuration
functions except for USB which uses AD29.
1.2.1
All the following interfaces of the Core Logic module are
implemented via external pins of the SC1100. Each inter-
face is listed below with a reference to the descriptions of
the relevant pins.
Other Interfaces of the Core Logic Module
IDE: See Section 2.4.7 "IDE Interface Signals" on page
42.
AC97: See Section 2.4.10 "AC97 Audio Interface
Signals" on page 44.
PCI: See Section 2.4.4 "PCI Bus Interface Signals" on
page 38.
USB: See Section 2.4.8 "Universal Serial Bus (USB)
Interface Signals" on page 43. The USB function uses
signal AD29 as the IDSEL for PCI configuration.
LPC: See Section 2.4.6 "Low Pin Count (LPC) Bus Inter-
face Signals" on page 42.
Sub-ISA: See Section 2.4.5 "Sub-ISA Interface Signals"
on page 41, Section 5.2.5 "Sub-ISA Bus Interface" on
page 122, and Section 3.2 "Multiplexing, Interrupt Selec-
tion, and Base Address Registers" on page 50.
GPIO: See Section 2.4.12 "GPIO Interface Signals" on
page 45.
More detailed information about each of these interfaces
is provided in Section 5.2 "Module Architecture and
Configuration" on page 117.
Super/IO Block Interfaces: See Section 3.2 "Multi-
plexing, Interrupt Selection, and Base Address Regis-
ters" on page 50, Section 2.4.3 "ACCESS.bus Interface
Signals" on page 38, Section 2.4.9 "Serial Port (UART)
and Infrared (IR) Interface Signals" on page 43.
The Core Logic module interface to the GX1 module con-
sists of seven miscellaneous connections, and the Fast-
PCI bus interface signals. Note that the PC/AT legacy pins
NMI, WM_RST, and A20M are all virtual functions exe-
cuted in SMM (System Management Mode) by the BIOS.
PSERIAL is a one-way serial bus from the GX1 to the
Core Logic module used to communicate power
management states.
IRQ13 is an input from the processor indicating that a
floating point error was detected and that INTR should
be asserted.
INTR is the level output from the integrated 8259A PICs
and is asserted if an unmasked interrupt request (IRQn)
is sampled active.
SMI# is a level-sensitive interrupt to the GX1 that can be
configured to assert on a number of different system
events. After an SMI# assertion, SMM is entered and
program execution begins at the base of the SMM
address space. Once asserted, SMI# remains active
until the SMI source is cleared.
SUSP# and SUSPA# are handshake pins for imple-
menting GX1 module Clock Stop and clock throttling.
CPU_RST resets the GX1 module and is asserted for
approximately 100 μs after the negation of POR#.
Fast-PCI bus interface signals.
1.3
The SuperI/O (SIO) module is a member of National Semi-
conductor’s SuperI/O family of integrated PC peripherals. It
is a PC98 and ACPI compliant SIO that offers a single-cell
solution to the most commonly used ISA peripherals.
SUPERI/O MODULE
The SIO module incorporates: a Serial Port, an Infrared
Communication Port that supports FIR, MIR, HP-SIR,
Sharp-IR, and Consumer Electronics-IR, two ACCESS.bus
Interface (ACB) ports, System Wakeup Control (SWC), and
a Real-Time Clock (RTC) that provides RTC timekeeping.
1.4
In addition to the three main modules (i.e., GX1, Core
Logic, and SIO) that make up the SC1100, the following
blocks of logic have also been integrated into the SC1100:
CLOCK, TIMERS, AND RESET LOGIC
Clock Generators as described in Section 3.5 "Clock
Generators and PLLs" on page 59.
Configuration Registers as described in Section 3.2
"Multiplexing, Interrupt Selection, and Base Address
Registers" on page 50.
A WATCHDOG timer as described in Section 3.3
"WATCHDOG" on page 55.
A High Resolution timer as described in Section 3.4
"High-Resolution Timer" on page 57.
1.4.1
This section provides a description of the reset flow of the
SC1100.
Reset Logic
相關(guān)PDF資料
PDF描述
SC1100UFH-266 Geode⑩ Information Appliance On a Chip
SC1100UFH-300 Geode⑩ Information Appliance On a Chip
SC11372 MOBILE RADIO ANALOG PROCESSOR
SC11372CQ MOBILE RADIO ANALOG PROCESSOR
SC140 High-Performance Fix-Point DSP Core(高性能定點(diǎn)型數(shù)字信號(hào)處理器內(nèi)核)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC1100UFH-266 制造商:ADV-MICRO-DEV 功能描述:
SC1100UFH-266 B1 制造商:Advanced Micro Devices 功能描述:I3O IC OPN
SC1100UFH-300 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Geode⑩ Information Appliance On a Chip
SC1101 制造商:SEMTECH 制造商全稱(chēng):Semtech Corporation 功能描述:VOLTAGE MODE PWM CONTROLLER
SC1101_05 制造商:SEMTECH 制造商全稱(chēng):Semtech Corporation 功能描述:Asynchronous Voltage Mode PWM Controller