參數(shù)資料
型號: TE28F800C3TD70
廠商: INTEL CORP
元件分類: PROM
英文描述: 512K X 16 FLASH 3V PROM, 70 ns, PDSO48
封裝: 12 X 20 MM, TSOP-48
文件頁數(shù): 30/72頁
文件大小: 1083K
代理商: TE28F800C3TD70
Intel Advanced+ Boot Block Flash Memory (C3)
May 2005
Intel Advanced+ Boot Block Flash Memory (C3)
Datasheet
36
Order Number: 290645, Revision: 023
8.5
Power and Reset Considerations
8.5.1
Power-Up/Down Characteristics
To prevent any condition that may result in a spurious write or erase operation, Intel recommends
to power-up VCC and VCCQ together. Conversely, VCC and VCCQ must power-down together.
Intel also recommends that you power-up VPP with or after VCC has reached VCCmin.
Conversely, VPP must powerdown with or slightly before VCC.
If VCCQ and/or VPP are not connected to the VCC supply, then VCC must attain VCCmin before
applying VCCQ and VPP. Device inputs must not be driven before supply voltage reaches
VCCmin.
Power supply transitions must only occur when RP# is low.
8.5.2
RP# Connected to System Reset
The use of RP# during system reset is important with automated program/erase devices since the
system reads from the flash memory when it comes out of reset. If a CPU reset occurs without a
flash memory reset, proper CPU initialization will not occur because the flash memory may be
providing status information instead of array data. Intel recommends connecting RP# to the system
CPU RESET# signal to allow proper CPU/flash initialization following system reset.
System designers must guard against spurious writes when VCC voltages are above VLKO. Because
both WE# and CE# must be low for a command write, driving either signal to VIH will inhibit
writes to the device. The CUI architecture provides additional protection since alteration of
memory contents can only occur after successful completion of the two-step command sequences.
The device is also disabled until RP# is brought to VIH, regardless of the state of its control inputs.
By holding the device in reset during power-up/down, invalid bus conditions during power-up can
be masked, providing yet another level of memory protection.
8.5.3
VCC, VPP and RP# Transitions
The CUI latches commands as issued by system software and is not altered by VPP or CE#
transitions or WSM actions. Its default state upon power-up, after exit from reset mode or after
VCC transitions above VLKO (Lockout voltage), is read-array mode.
After any program or Block-Erase operation is complete (even after VPP transitions down to
VPPLK), the CUI must be reset to read-array mode by the Read Array command if access to the
flash-memory array is desired.
相關(guān)PDF資料
PDF描述
T101P3TAKE TOGGLE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE
T103STKWBE TOGGLE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, PANEL MOUNT-THREADED
T105KHWGE TOGGLE SWITCH, SPDT, MOMENTARY, 2A, 28VDC, PANEL MOUNT-THREADED
T105KTDCGE TOGGLE SWITCH, SPDT, MOMENTARY, 2A, 28VDC, THROUGH HOLE-STRAIGHT
T107MTDAGE TOGGLE SWITCH, SPDT, LATCHED AND MOMENTARY, 2A, 28VDC, THROUGH HOLE-RIGHT ANGLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TE28F800CEB120 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8-MBIT (512K X 16, 1024K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
TE28F800CET120 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8-MBIT (512K X 16, 1024K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
TE28F800CV-B60 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
TE28F800CV-B80 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
TE28F800CVB90 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8-MBIT (512K X 16, 1024K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY