Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No
rights under any patent accompany the sale of any such product(s) or information.
Copyright 1999 Lucent Technologies Inc.
All Rights Reserved
August 5, 1999
AY99-025SONT (Must accompany DS99-068SONT)
For additional information, contact your Microelectronics Group Account Manager or the following:
INTERNET:
http://www.lucent.com/micro
E-MAIL:
docmaster@micro.lucent.com
N. AMERICA:
Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103
1-800-372-2447
, FAX 610-712-4106 (In CANADA:
1-800-553-2448
, FAX 610-712-4106)
ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256
Tel. (65) 778 8833
, FAX (65) 777 7495
CHINA:
Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road, Shanghai
200233 P R. China
Tel. (86) 21 6440 0468
,
ext. 316
, FAX (86) 21 6440 0652
JAPAN:
Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan
Tel. (81) 3 5421 1600
, FAX (81) 3 5421 1700
EUROPE:
Data Requests: MICROELECTRONICS GROUP DATALINE:
Tel. (44) 7000 582 368
, FAX (44) 1189 328 148
Technical Inquiries: GERMANY:
(49) 89 95086 0
(Munich), UNITED KINGDOM:
(44) 1344 865 900
(Ascot),
FRANCE:
(33) 1 40 83 68 00
(Paris), SWEDEN:
(46) 8 594 607 00
(Stockholm), FINLAND:
(358) 9 4354 2800
(Helsinki),
ITALY:
(39) 02 6608131
(Milan), SPAIN:
(34) 1 807 1441
(Madrid)
TMPR28051 STS-1/AU-3 (STM-0) Mapper
Device Advisory for Version 5 of the Device
Advisory
August 5, 1999
Error Insertion (EI)
(continued)
EI-3. False S-BIP, L-BIP, and P-BIP Error Insertion
The device transmits S-BIP, L-BIP, and P-BIP errors when configured for automatic insertion of REI, and certain
STS-1 error conditions such as LOS, LOF, LOP-P, S-BIP, L-BIP, and P-BIP are inserted.
VT Alarms (VT)
VT-1. VT Path Payload Label Mismatch
The device reports PLM-V when it detects three consecutive consistent new values for the VT label. This is in com-
pliance with G.783 Section 2.2.2.7 and T1.231 Section 8.1.3.5.2.4.2 specifications, but is not compliant with
GR-253 Section 6.2.1.1.8.C.
VT-2. Failure in the Detection of VT Loss of Pointer Defects
The device also apparently fails to detect an LOP-V defect when it continuously receives a VT pointer word of
6C68 (i.e., a value indicating a VT1.5 with an offset of 104 bytes, versus a maximum valid offset of 103 bytes). In
this case, the device inserts the required DS1 AIS downstream, but does not subsequently declare an LOP-V fail-
ure (nonconformance to GR 253, R6-71).
VT-3. Inappropriate Termination of VT Loss of Pointer Defect Condition
After the device has detected an LOP-V defect, it inappropriately terminates that defect upon receiving two pointer
words containing the same value as the previous valid pointer. According to GR 253, an LOP-V defect must not be
terminated unless a valid pointer is received in three consecutive VT superframes (nonconformance to GR 253,
R6-75).
VT-4. Inappropriate Termination of VT Alarm Indication Signal Defect Condition
After the device has detected an AIS-V defect, it inappropriately terminates that defect upon receiving two pointer
words containing the same value as the previous valid pointer and without a set NDF (e.g., with the N bits set to
0110). According to GR 253, an AIS-V defect must not be terminated unless a normal valid pointer is received in
three consecutive VT superframes, or a valid pointer with a set NDF is received in one VT superframe (nonconfor-
mance to GR 253, R6-183).