參數(shù)資料
型號: TMPR28051
英文描述: TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device
中文描述: TMPR28051 STS-1/AU-3(的STM - 0)映射為版本的設備5設備咨詢
文件頁數(shù): 52/90頁
文件大?。?/td> 1090K
代理商: TMPR28051
Data Sheet
August 1999
TMPR28051 STS-1/AU-3 (STM-0) Mapper
38
Lucent Technologies Inc.
Microprocessor Interface Description
(continued)
Register Architecture Description
(continued)
Table 15
.
Registers 0x00—0x16: Device-Level Control, Alarm, and Mask Bits
(continued)
Address
(Hex)
Bit #
Name
Function
Reset
Default
(Hex)
0x00
0x01
The bits in register 0x01 are used to provision device-level
control bits. The functions of these bits are described
below.
REI_Enable. When REI_EN = 1, the device will automati-
cally insert the appropriate REI into the transmitted Z2, G1,
V5 overhead bytes whenever it receives BIP errors. If
REI_EN = 0, then the automatic insertion of REI is dis-
abled.
When AUTO_LRDI = 1, the device will automatically insert
line RDI.
When TXPAISINS = 1, the device will write all 1s into the
pointer bytes (H1—H3) and all of the synchronous payload
envelope (SPE).
The DJACTL is used to enable the use of the built-in digital
jitter attenuators. When DJACTL = 0, the gapped DS1/E1
clock and data are transmitted by the device; otherwise,
the smoothed clock and data are transmitted.
Reserved.
STS-1_Scramble. When STS1SCR = 1, the device scram-
bles the outgoing STS-1 frame according to the SONET
frame synchronous scrambling sequence 1 + x
6
+ x
7
. The
sequence is reset to 1111111 at the beginning of the byte
following the C1 byte and scrambles all of the STS-1 data
except the A1, A2, and C1 bytes. When this bit is 0, then
the transmit data is not scrambled.
STS-1_Descramble. When STS1DSCR = 1, the device
descrambles the incoming STS-1 frame according to the
SONET frame synchronous descrambling sequence
1 + x
6
+ x
7
. The sequence is reset to 1111111 at the begin-
ning of the byte following the C1 byte and descrambles all
of the STS-1 data except the A1, A2, and C1 bytes. When
this bit is 0, then the received data is not descrambled.
STS-1_Loopback. When STS1LB = 1, the transmitted data
is looped back to the receive side. When this bit is 0, the
device uses the received data.
7
REI_EN
6
AUTO_LRDI
5
TXPAISINS
4
DJACTL
3
2
STS1SCR
1
STS1DSCR
0
STS1LB
相關PDF資料
PDF描述
TMUX03155 TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer
TMXF28155 TMXF28155 Super Mapper 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
TMXF84622 TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
TN2-L-H-3V SLIM POLARIZED RELAY
TN2-L-H-48V SLIM POLARIZED RELAY
相關代理商/技術參數(shù)
參數(shù)描述
TMPR28051-3-SL5 制造商:AGERE 制造商全稱:AGERE 功能描述:TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device
TMPR28051-SL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET MAPPER|QFP|208PIN|PLASTIC
TMPR3904F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|208PIN|PLASTIC
TMPR3907F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|208PIN|PLASTIC
TMPR3911 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:32-Bit TX System RISC TX39 Family