參數(shù)資料
型號(hào)： TMPR28051
英文描述： TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device
中文描述： TMPR28051 STS-1/AU-3（的STM - 0）映射為版本的設(shè)備5設(shè)備咨詢
文件頁(yè)數(shù)： 74/90頁(yè)
文件大?。?/td> 1090K
代理商： TMPR28051
Data Sheet
August 1999
TMPR28051 STS-1/AU-3 (STM-0) Mapper
60
Lucent Technologies Inc.
Microprocessor Interface Description
(continued)
I/O Timing
The I/O timing specifications for the microprocessor interface are given in Table 33. The microprocessor interface
pins use CMOS I/O levels (see pages 20—22 for pin listings). All outputs, except the address/data bus AD[7:0], are
rated for a capacitive load of 50 pF. The AD[7:0] outputs are rated for a 100 pF load. The minimum read and write
cycle time is 200 ns for all device configurations.
The read and write timing diagrams for all four microprocessor interface modes are shown in Figures 3—10.
Table 33. Microprocessor Interface I/O Timing Specifications
Symbol
Configuration
Parameter
Setup
(ns)
(Min)
5
—
0
25
—
—
—
—
—
—
—
—
7
20
7.5
—
—
—
15
—
30
—
—
—
—
35
—
25
—
—
—
—
—
—
Hold
(ns)
(Min)
—
10
—
—
—
—
—
—
—
—
75
35
—
—
—
—
7.5
35
—
10
—
—
—
—
—
—
—
—
—
—
25
150
100
100
Delay
(ns)
(Max)
—
—
—
—
20
24
44
—
15
15
—
—
—
—
—
20
—
—
—
—
—
90
75
25
25
—
16
—
73
22
—
—
—
—
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
t11
t12
t13
t14
t15
t16
t17
t18
t19
t20
t21
t22
t23
t24
t25
t26
t27
t28
t29
t30
t31
t32
t33
t34
Modes 1 & 2
Address Valid to AS Asserted (Read, Write)
AS Asserted to Address Invalid (Read, Write)
AS Asserted to DS Asserted
R/W High (Read) to DS Asserted
DS Asserted (Read, Write) to DTACK Asserted
DTACK Asserted to Data Valid (Read)
DS Asserted (Read) to Data Valid
DS Negated (Read, Write) to AS Negated
DS Negated (Read) to Data Invalid
DS Negated (Read) to DTACK Negated
AS (Read, Write) Asserted Width
DS (Read) Asserted Width
AS Asserted to R/W Low (Write)
R/W Low (Write) to DS Asserted
Data Valid to DS Asserted (Write)
DS Negated to DTACK Negated (Write)
DS Negated to Data Invalid (Write)
DS (Write) Asserted Width
Address Valid to ALE Asserted Low (Read, Write)
ALE Asserted Low (Read, Write) to Address Invalid
ALE Asserted Low to RD Asserted (Read)
RD Asserted (Read) to Data Valid
RD Asserted (Read) to RDY Asserted
RD Negated to Data Invalid (Read)
RD Negated to RDY Negated (Read)
ALE Asserted Low to WR Asserted (Write)
CS Asserted to RDY Asserted Low
Data Valid to WR Asserted (Write)
WR Asserted (Write) to RDY Asserted
WR Negated to RDY Negated (Write)
WR Negated to Data Invalid
ALE Asserted (Read, Write) Width
RD Asserted (Read) Width
WR Asserted (Write) Width
Modes 3 & 4
相關(guān)PDF資料
PDF描述
TMUX03155 TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer
TMXF28155 TMXF28155 Super Mapper 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
TMXF84622 TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
TN2-L-H-3V SLIM POLARIZED RELAY
TN2-L-H-48V SLIM POLARIZED RELAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMPR28051-3-SL5 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device
TMPR28051-SL 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ATM/SONET MAPPER|QFP|208PIN|PLASTIC
TMPR3904F 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|208PIN|PLASTIC
TMPR3907F 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|208PIN|PLASTIC
TMPR3911 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:32-Bit TX System RISC TX39 Family
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*