- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371369 > 21440 (Intel Corp.) Multiport 10/100Mb/s Ethernet Controller(多端口10/100Mb/s 以太網(wǎng)控制器) PDF資料下載
參數(shù)資料
| 型號： | 21440 |
| 廠商： | Intel Corp. |
| 英文描述： | Multiport 10/100Mb/s Ethernet Controller(多端口10/100Mb/s 以太網(wǎng)控制器) |
| 中文描述： | 多端口10/100Mb/s以太網(wǎng)控制器（多端口支持10/100Mbps以太網(wǎng)控制器） |
| 文件頁數(shù)： | 14/92頁 |
| 文件大小： | 1352K |
| 代理商： | 21440 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
Pinout
2-2
21440 Multiport 10/100Mb/s Ethernet Controller
FIFO Interface
clk
I
System clock.
All the FIFO data transfers are synchronized to this clock.
Transmit select.
This pin must be asserted to enable transmit FIFO write access.
Receive select.
This pin must be asserted to enable receive FIFO read access.
The following signals are driven upon assertion of rxsel_l: fdat[63:0], fbe_l[7:0], sop, eop
and rxfail.
FIFO port select.
Selects one of the port FIFOs for data transfer.
FIFO data bus.
Carries the data to be written to the transmit FIFO or read from the receive FIFO of the
selected port. When operating in 32-bit mode, the unused pins (fdat[63:32]) should be
connected to pull-up resistors.
FIFO byte enable.
During transmit, indicates which of the bytes driven onto fdat[63:0] contain valid data (valid
bytes need to be contiguous and at least one byte must be valid). During receive, indicates
which bytes are valid. Each fbe_l signal relates to a different fdat byte (for example, fbe_l[0]
relates to fdat[7:0] and fbe_l[5] relates to fdat[47:40]). When operating in 32-bit mode, the
unused pins (fbe_l[7:4]) should be connected to pull-up resistors.
Receive keep.
When asserted, this signal causes the last read data to be kept in the receive FIFO. May
be asserted only with rxsel_l assertion.
Start of packet.
When asserted during transmit, indicates that the first data in the packet is written to the
transmit FIFO. During receive, this signal is asserted when the first data of the packet is
read from the receive FIFO.
End of packet.
When asserted during transmit, indicates that the final data in the packet is written to the
transmit FIFO. During receive, eop is asserted when the final data of the packet is read
from the receive FIFO. In the following FIFO access, the packet status is driven onto the
bus.
Transmit as is/Transmit error.
When asserted during transmit, upon transfer of the packet
’
s first data (together with sop
assertion), no padding and/or CRC is appended to the packet even if the port was
programmed to do so. When asserted upon transfer of the packet
’
s final data (together
with eop assertion), the packet is transmitted with an MII error (if the port is programmed
to append CRC) and with a symbol error.
Receive packet failure.
This signal is asserted if a packet was received with errors, had started to appear on the
FIFO bus, and was discarded from the receive FIFO.
Receive abort.
This signal forces a received packet to be aborted and flushed from the receive FIFO.
May be asserted only with rxsel_l assertion.
Flow control.
When asserted in the half-duplex mode, a collision is generated on each received
packet. When asserted in the full-duplex mode, a flow-control packet with the
programmed pause time is transmitted. Upon deassertion, a flow-control packet with
time equal to 0 is sent if programmed accordingly.
Transmit control enable.
When asserted, this pin enables txrdy{i} output drivers to report the transmit FIFO status.
txsel_l
I
rxsel_l
I
fps[2:0]
I
fdat[63:0]
I/O
fbe_l[7:0]
I/O
rxkep
I
sop
I/O
eop
I/O
txasis/txerr
I
rxfail
O
rxabt
I
flct{i}
I
txctl_l
I
Table 2-1. Signal Descriptions (Sheet 2 of 3)
Signal Name
I/O
Pin Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 21446 | Net186-EVAL-KT? 24.9KB (PDF) |
| 2145 | MONITORKABEL SUN BUCHSE SVGA STECKER |
| 2148C | MONITORKABEL SUN STECKER SVGA BUCHSE |
| 2148D | MONITORKABEL SUN STECKER SVGA STECKER |
| 2148 | MONITORKABEL SUN VGA ADAPTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 2-1440000-2 | 制造商:TE Connectivity 功能描述:relay, OMR-C-105H,V000 |
| 2-1440000-3 | 功能描述:低信號繼電器 - PCB OMR-C-105H V300 RoHS:否 制造商:NEC 觸點形式:2 Form C (DPDT-BM) 觸點電流額定值: 線圈電壓:5 V 最大開關(guān)電流:1 A 線圈電流:1 A 線圈類型:Non-Latching 功耗:140 mW 端接類型:SMT 絕緣: 介入損耗: |
| 2-1440000-5 | 功能描述:低信號繼電器 - PCB OMR-C-109H V530 RoHS:否 制造商:NEC 觸點形式:2 Form C (DPDT-BM) 觸點電流額定值: 線圈電壓:5 V 最大開關(guān)電流:1 A 線圈電流:1 A 線圈類型:Non-Latching 功耗:140 mW 端接類型:SMT 絕緣: 介入損耗: |
| 2-1440000-6 | 制造商:TE Connectivity 功能描述:Electromechanical Relay SPST-NO 0.5A 12VDC 1.05KOhm Through Hole 制造商:TE Connectivity 功能描述:EM RLY SPST-NO 0.5A 12VDC 1.05KOHM TH - Bulk 制造商:TE Connectivity 功能描述:RELAY REED SPST 500MA 12V |
| 2-1440001-1 | 功能描述:通用繼電器 OMI-SH-206L 594 RoHS:否 制造商:Omron Electronics 觸點形式:1 Form A (SPST-NO) 觸點電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點材料: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。