參數(shù)資料
型號: 21440
廠商: Intel Corp.
英文描述: Multiport 10/100Mb/s Ethernet Controller(多端口10/100Mb/s 以太網(wǎng)控制器)
中文描述: 多端口10/100Mb/s以太網(wǎng)控制器(多端口支持10/100Mbps以太網(wǎng)控制器)
文件頁數(shù): 59/92頁
文件大?。?/td> 1352K
代理商: 21440
Network Interface Operation
6-2
21440 Multiport 10/100Mb/s Ethernet Controller
6.2
MII Port Interface
In the MII mode (SER_MOD<SYP>=0), the MII/SYM port implements the IEEE 802.3 Standard
MII interface.
Table 6-1
describes the MII port signal names as they refer to the appropriate IEEE
802.3 signal names.
The MII management signals (mdc and mdio) are common to all eight ports.
Table 6-1
describes the MII port signals versus standard signals.
Table 6-1. MII Port Signals versus Standard Signals
MII Signals
IEEE 802.3 Signals
Purpose
tclk{i}
tx_clk
Transmit clock, synchronizes all transmit signals (ten{i}, txd{i}[3:0],
terr{i}). In the 100 Mb/s data rate, operates at 25 MHz. In the
10 Mb/s data rate, operates at 2.5 MHz.
rclk{i}
rx_clk
Receive clock, synchronizes all receive signals (dv{i}, rxd{i}[3:0],
rerr{i}). In the 100 Mb/s data rate, operates at 25 MHz. In the
10 Mb/s data rate, operates at 2.5 MHz.
ten{i}
tx_en
Transmit enable, asserted by the MAC sublayer when the first
transmit preamble nibble is driven over the MII. It remains asserted
for the remainder of the frame, up to the last CRC nibble.
txd{i}[3:0]
txd[3:0]
These lines provide transmit data, driving a nibble on each tclk{i}
cycle when ten{i} is asserted.
terr{i}
tx_err
Transmit error, asserted by the MAC layer to generate a coding
error on the nibble currently being transferred over txd{i}[3:0].
dv{i}
rx_dv
Receive data valid, asserted by the PHY layer when the first
received preamble nibble is driven over the MII. It remains asserted
for the remainder of the frame, up to the last CRC nibble.
rxd{i}[3:0]
rxd[3:0]
These lines provide receive data, driving a nibble on each rclk{i}
cycle when dv{i} is asserted.
rerr{i}
rx_err
Receive error, asserted by the PHY layer to indicate an error the
MAC cannot detect. If asserted during packet reception, indicates a
coding error on the frame currently being transferred on rxd{i}[3:0].
If asserted while dv{i} is deasserted with rxd{i}[3:0] equal to 1110,
indicates that a false carrier was detected by the PHY layer.
crs{i}
crs
Carrier sense, asserted by the PHY layer when either the transmit
or receive medium is active (not idle).
col{i}
col
Collision, asserted by the PHY layer when it detects a collision on
the medium. Remains asserted while this condition persists.
mdc
mdc
Management data clock, the mdio signal clock reference.
mdio
mdio
Management data input/output, used to transfer control signals
between the PHY layer and the manager entity. The 21440 is
capable of initiating control signal transfer between the 21440 and
the PHY devices.
相關(guān)PDF資料
PDF描述
21446 Net186-EVAL-KT? 24.9KB (PDF)
2145 MONITORKABEL SUN BUCHSE SVGA STECKER
2148C MONITORKABEL SUN STECKER SVGA BUCHSE
2148D MONITORKABEL SUN STECKER SVGA STECKER
2148 MONITORKABEL SUN VGA ADAPTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
2-1440000-2 制造商:TE Connectivity 功能描述:relay, OMR-C-105H,V000
2-1440000-3 功能描述:低信號繼電器 - PCB OMR-C-105H V300 RoHS:否 制造商:NEC 觸點(diǎn)形式:2 Form C (DPDT-BM) 觸點(diǎn)電流額定值: 線圈電壓:5 V 最大開關(guān)電流:1 A 線圈電流:1 A 線圈類型:Non-Latching 功耗:140 mW 端接類型:SMT 絕緣: 介入損耗:
2-1440000-5 功能描述:低信號繼電器 - PCB OMR-C-109H V530 RoHS:否 制造商:NEC 觸點(diǎn)形式:2 Form C (DPDT-BM) 觸點(diǎn)電流額定值: 線圈電壓:5 V 最大開關(guān)電流:1 A 線圈電流:1 A 線圈類型:Non-Latching 功耗:140 mW 端接類型:SMT 絕緣: 介入損耗:
2-1440000-6 制造商:TE Connectivity 功能描述:Electromechanical Relay SPST-NO 0.5A 12VDC 1.05KOhm Through Hole 制造商:TE Connectivity 功能描述:EM RLY SPST-NO 0.5A 12VDC 1.05KOHM TH - Bulk 制造商:TE Connectivity 功能描述:RELAY REED SPST 500MA 12V
2-1440001-1 功能描述:通用繼電器 OMI-SH-206L 594 RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料: