參數(shù)資料
型號: 21440
廠商: Intel Corp.
英文描述: Multiport 10/100Mb/s Ethernet Controller(多端口10/100Mb/s 以太網(wǎng)控制器)
中文描述: 多端口10/100Mb/s以太網(wǎng)控制器(多端口支持10/100Mbps以太網(wǎng)控制器)
文件頁數(shù): 48/92頁
文件大?。?/td> 1352K
代理商: 21440
FIFO Interface Operation
4-2
21440 Multiport 10/100Mb/s Ethernet Controller
4.1.2
FIFO Status Signaling
The 21440 reports the status of each FIFO through dedicated signals. Each transmit FIFO has a
txrdy signal indicating that there is enough free space to load new data. Each receive FIFO has a
rxrdy signal indicating that there is enough data to be transferred onto the FIFO bus. The txrdy
signals are driven by the 21440 when the txctl_l signal is asserted, and the rxrdy signals are enabled
by the rxclt_l signal.The txrdy signal of a specific port is asserted when the txctl_l signal is asserted
and the specific port is selected (fps[2:0]). The same applies for the rxrdy signal of a specific port,
which is asserted with rxctl_l assertion and the specific port selection (fps[2:0]).
4.2
Packet Transmission
The following sections describe the packet transmission policy.
4.2.1
Packet Loading
The 21440 loads packets from the FIFO bus into the transmit FIFO during burst accesses. In order
to guarantee a minimal amount of data transfer, the transmit FIFO txrdy signal reports minimal
space availability according to a programmable threshold (FFO_TSHD<TTH>).
When a new packet is loaded in the FIFO, the first cycle of the first burst must be signalled with
sop signal assertion. If the txasis signal is asserted together with sop, the packet will be sent onto
the network without padding or CRC addition. At the end of a packet load, the last data must be
signalled with the assertion of the eop signal in the last cycle of the last burst. If the txerr signal is
asserted together with eop while sending the packet onto the network, the MII error signal terr will
be asserted and the CRC will be damaged if it was requested to be appended by the 21440.
Up to two packets can be loaded in the transmit FIFO, although the 21440 may be programmed to
handle only a single packet at a time (TX_PARAM<SPM>).
Byte masking signals (fbe_l[7:0]) may be used to load selective bytes. They can be used during
packet transfer to load packet segments on byte boundaries and for loading the exact number of
bytes at the end of a packet. Valid bytes may start at any byte boundary, while all valid bytes in a
given cycle need to be contiguous.
For example, a packet may be built up from the following buffers, with each one being transferred
in a different burst:
Buffer 1:
Buffer 2:
Buffer 3:
B3
B11
X
B2
B10
X
B1
B9
X
X
B8
X
X
B7
X
X
B6
X
X
B5
X
X
B4
B12
X
X
X
B14
B13
X
X
X
X
X
B19
X
B18
B21
B17
B20
B16
X
B15
X
X
X
X
X
相關(guān)PDF資料
PDF描述
21446 Net186-EVAL-KT? 24.9KB (PDF)
2145 MONITORKABEL SUN BUCHSE SVGA STECKER
2148C MONITORKABEL SUN STECKER SVGA BUCHSE
2148D MONITORKABEL SUN STECKER SVGA STECKER
2148 MONITORKABEL SUN VGA ADAPTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
2-1440000-2 制造商:TE Connectivity 功能描述:relay, OMR-C-105H,V000
2-1440000-3 功能描述:低信號繼電器 - PCB OMR-C-105H V300 RoHS:否 制造商:NEC 觸點形式:2 Form C (DPDT-BM) 觸點電流額定值: 線圈電壓:5 V 最大開關(guān)電流:1 A 線圈電流:1 A 線圈類型:Non-Latching 功耗:140 mW 端接類型:SMT 絕緣: 介入損耗:
2-1440000-5 功能描述:低信號繼電器 - PCB OMR-C-109H V530 RoHS:否 制造商:NEC 觸點形式:2 Form C (DPDT-BM) 觸點電流額定值: 線圈電壓:5 V 最大開關(guān)電流:1 A 線圈電流:1 A 線圈類型:Non-Latching 功耗:140 mW 端接類型:SMT 絕緣: 介入損耗:
2-1440000-6 制造商:TE Connectivity 功能描述:Electromechanical Relay SPST-NO 0.5A 12VDC 1.05KOhm Through Hole 制造商:TE Connectivity 功能描述:EM RLY SPST-NO 0.5A 12VDC 1.05KOHM TH - Bulk 制造商:TE Connectivity 功能描述:RELAY REED SPST 500MA 12V
2-1440001-1 功能描述:通用繼電器 OMI-SH-206L 594 RoHS:否 制造商:Omron Electronics 觸點形式:1 Form A (SPST-NO) 觸點電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點材料: