參數(shù)資料
型號(hào)： KU386
廠商： Intel Corp.
英文描述： SX MICROPROCESSOR
中文描述： SX微處理器
文件頁(yè)數(shù)： 17/102頁(yè)
文件大?。?/td> 1268K
代理商： KU386
Intel386
TM
SX MICROPROCESSOR
2.7 Interrupts and Exceptions
Interrupts and exceptions alter the normal program
flow in order to handle external events, report errors
or exceptional conditions. The difference between
interrupts and exceptions is that interrupts are used
to handle asynchronous external events while ex-
ceptions handle instruction faults. Although a pro-
gram can generate a software interrupt via an INT N
instruction, the processor treats software interrupts
as exceptions.
Hardware interrupts occur as the result of an exter-
nal event and are classified into two types: maskable
or non-maskable. Interrupts are serviced after the
execution of the current instruction. After the inter-
rupt handler is finished servicing the interrupt, exe-
cution proceeds with the instruction immediately
after
the interrupted instruction.
Exceptions are classified as faults, traps, or aborts,
depending on the way they are reported and wheth-
er or not restart of the instruction causing the excep-
tion is supported.
Faults
are exceptions that are de-
tected and serviced
before
the execution of the
faulting instruction.
Traps
are exceptions that are
reported immediately
after
the execution of the in-
struction which caused the problem.
Aborts
are ex-
ceptions which do not permit the precise location of
the instruction causing the exception to be deter-
mined.
Thus, when an interrupt service routine has been
completed, execution proceeds from the instruction
immediately following the interrupted instruction. On
the other hand, the return address from an excep-
tion fault routine will always point to the instruction
causing the exception and will include any leading
instruction prefixes. Table 2.5 summarizes the possi-
ble interrupts for the Intel386 SX Microprocessor
and shows where the return address points to.
Table 2.5. Interrupt Vector Assignments
Return Address
Points to
Faulting
Instruction
Interrupt
Number
Instruction Which
Can Cause
Exception
Function
Type
Divide Error
0
DIV, IDIV
YES
FAULT
Debug Exception
1
any instruction
YES
TRAP
*
NMI Interrupt
2
INT 2 or NMI
NO
NMI
One Byte Interrupt
3
INT
NO
TRAP
Interrupt on Overflow
4
INTO
NO
TRAP
Array Bounds Check
5
BOUND
YES
FAULT
Invalid OP-Code
6
Any illegal instruction
YES
FAULT
Device Not Available
7
ESC, WAIT
YES
FAULT
Double Fault
8
Any instruction that can
generate an exception
ABORT
Coprocessor Segment Overrun
9
ESC
NO
ABORT
Invalid TSS
10
JMP, CALL, IRET, INT
YES
FAULT
Segment Not Present
11
Segment Register Instructions
YES
FAULT
Stack Fault
12
Stack References
YES
FAULT
General Protection Fault
13
Any Memory Reference
YES
FAULT
Page Fault
14
Any Memory Access or Code Fetch
YES
FAULT
Coprocessor Error
16
ESC, WAIT
YES
FAULT
Intel Reserved
17–32
Two Byte Interrupt
*
Some debug exceptions may report both traps on the previous instruction and faults on the next instruction.
33–255
INT n
NO
TRAP
17
相關(guān)PDF資料
PDF描述
KU80C186EC25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80C188EC16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80C188EC25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80L186EC16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80L186EC20 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KU-3C-110D 制造商:M.E.C. Relays 功能描述:
KU-3C-120A 制造商:M.E.C. Relays 功能描述: 制造商:Master Electronic Controls (MEC) 功能描述:
KU-3C-12A 制造商:M.E.C. Relays 功能描述:
KU-3C-12D 制造商:M.E.C. Relays 功能描述:
KU-3C-240A 制造商:M.E.C. Relays 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*