![](http://datasheet.mmic.net.cn/300000/KU386_datasheet_16201615/KU386_91.png)
Intel386
TM
SX MICROPROCESSOR
Table 9-1. Instruction Set Clock Count Summary
(Continued)
CLOCK COUNT
NOTES
Real
Address
Mode or
Virtual
8086
Mode
Real
Address
Mode or
Virtual
8086
Mode
INSTRUCTION
FORMAT
Protected
Virtual
Address
Mode
Protected
Virtual
Address
Mode
INTERRUPT INSTRUCTIONS
INT
e
Interrupt:
Type Specified
1 1 0 0 1 1 0 1
type
37
b
Type 3
1 1 0 0 1 1 0 0
33
b
INTO
e
Interrupt 4 if Overflow Flag Set
1 1 0 0 1 1 1 0
If OF
e
1
If OF
e
0
35
3
b, e
b, e
3
Bound
e
Interrupt 5 if Detect Value
Out of Range
0 1 1 0 0 0 1 0
mod reg
r/m
If Out of Range
If In Range
44
10
b, e
b, e
e, g, h, j, k, r
e, g, h, j, k, r
10
Protected Mode Only (INT)
INT: Type Specified
Via Interrupt or Trap Gate
Via Interrupt or Trap Gate
to Same Privilege Level
to Different Privilege Level
From 286 Task to 286 TSS via Task Gate
From 286 Task to Intel386
TM
SX CPU TSS via Task Gate
From 286 Task to virt 8086 md via Task Gate
From Intel386
TM
SX CPU Task to 286 TSS via Task Gate
From Intel386
TM
SX CPU Task to Intel386
TM
SX CPU TSS via Task Gate
From Intel386
TM
SX CPU Task to virt 8086 md via Task Gate
From virt 8086 md to 286 TSS via Task Gate
From virt 8086 md to Intel386
TM
SX CPU TSS via Task Gate
From virt 8086 md to priv level 0 via Trap Gate or Interrupt Gate
71
111
438
465
382
440
467
384
445
472
275
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
INT: TYPE 3
Via Interrupt or Trap Gate
to Same Privilege Level
Via Interrupt or Trap Gate
to Different Privilege Level
From 286 Task to 286 TSS via Task Gate
From 286 Task to Intel386
TM
SX CPU TSS via Task Gate
From 286 Task to Virt 8086 md via Task Gate
From Intel386
TM
SX CPU Task to 286 TSS via Task Gate
From Intel386
TM
SX CPU Task to Intel386
TM
SX CPU TSS via Task Gate
From Intel386
TM
SX CPU Task to Virt 8086 md via Task Gate
From virt 8086 md to 286 TSS via Task Gate
From virt 8086 md to Intel386
TM
SX CPU TSS via Task Gate
From virt 8086 md to priv level 0 via Trap Gate or Interrupt Gate
71
g, j, k, r
111
382
409
326
384
411
328
389
416
223
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
INTO:
Via Interrupt or Trap Grate
to Same Privilege Level
Via Interrupt or Trap Gate
to Different Privilege Level
From 286 Task to 286 TSS via Task Gate
From 286 Task to Intel386
TM
SX CPU TSS via Task Gate
From 286 Task to virt 8086 md via Task Gate
From Intel386
TM
SX CPU Task to 286 TSS via Task Gate
From Intel386
TM
SX CPU Task to Intel386
TM
SX CPU TSS via Task Gate
From Intel386
TM
SX CPU Task to virt 8086 md via Task Gate
From virt 8086 md to 286 TSS via Task Gate
From virt 8086 md to Intel386
TM
SX CPU TSS via Task Gate
From virt 8086 md to priv level 0 via Trap Gate or Interrupt Gate
71
g, j, k, r
111
384
411
328
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
g, j, k, r
Intel386 DX
413
329
391
418
223
91