- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373200 > KU386 (Intel Corp.) SX MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號： | KU386 |
| 廠商： | Intel Corp. |
| 英文描述： | SX MICROPROCESSOR |
| 中文描述： | SX微處理器 |
| 文件頁數(shù)： | 94/102頁 |
| 文件大?。?/td> | 1268K |
| 代理商： | KU386 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Intel386
TM
SX MICROPROCESSOR
Table 9-1. Instruction Set Clock Count Summary
(Continued)
CLOCK COUNT
NOTES
Real
Address
Mode or
Virtual
8086
Mode
Real
Address
Mode or
Virtual
8086
Mode
INSTRUCTION
FORMAT
Protected
Virtual
Address
Mode
Protected
Virtual
Address
Mode
PROTECTION CONTROL
(Continued)
SMSW
e
Store Machine
Status Word
0 0 0 0 1 1 1 1
0 0 0 0 0 0 0 1
mod 1 0 0
r/m
2/2
*
2/2
*
b, c
h, l
STR
e
Store Task Register
To Register/Memory
0 0 0 0 1 1 1 1
0 0 0 0 0 0 0 0
mod 0 0 1
r/m
N/A
2/2
*
a
h
VERR
e
Verify Read Access
Register/Memory
0 0 0 0 1 1 1 1
0 0 0 0 0 0 0 0
mod 1 0 0
r/m
N/A
10/11
*
a
g, h, j, p
VERW
e
Verify Write Access
0 0 0 0 1 1 1 1
0 0 0 0 0 0 0 0
mod 1 0 1
r/m
N/A
15/16
*
a
g, h, j, p
INSTRUCTION NOTES FOR TABLE 9-1
Notes a through c apply to Real Address Mode only:
a. This is a Protected Mode instruction. Attempted execution in Real Mode will result in exception 6 (invalid opcode).
b. Exception 13 fault (general protection) will occur in Real Mode if an operand reference is made that partially or fully
extends beyond the maximum CS, DS, ES, FS or GS limit, FFFFH. Exception 12 fault (stack segment limit violation or not
present) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum SS limit.
c. This instruction may be executed in Real Mode. In Real Mode, its purpose is primarily to initialize the CPU for Protected
Mode.
Notes d through g apply to Real Address Mode and Protected Virtual Address Mode:
d. The Intel386 SX CPU uses an early-out multiply algorithm. The actual number of clocks depends on the position of the
most significant bit in the operand (multiplier).
Clock counts given are minimum to maximum. To calculate actual clocks use the following formula:
Actual Clock
e
if m
k l
0 then max (
log
2
l
m
l
]
, 3)
a
b clocks:
if m
e
0 then 3
a
b clocks
In this formula, m is the multiplier, and
b
e
9 for register to register,
b
e
12 for memory to register,
b
e
10 for register with immediate to register,
b
e
11 for memory with immediate to register.
e. An exception may occur, depending on the value of the operand.
f. LOCK
Y
is automatically asserted, regardless of the presence or absence of the LOCK
Y
prefix.
g. LOCK
Y
is asserted during descriptor table accesses.
Notes h through s/t apply to Protected Virtual Address Mode only:
h. Exception 13 fault (general protection violation) will occur if the memory operand in CS, DS, ES, FS or GS cannot be used
due to either a segment limit violation or access rights violation. If a stack limit is violated, an exception 12 (stack segment
limit violation or not present) occurs.
i. For segment load operations, the CPL, RPL, and DPL must agree with the privilege rules to avoid an exception 13 fault
(general protection violation). The segment’s descriptor must indicate ‘‘present’’ or exception 11 (CS, DS, ES, FS, GS not
present). If the SS register is loaded and a stack segment not present is detected, an exception 12 (stack segment limit
violation or not present) occurs.
j. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK
Y
to maintain
descriptor integrity in multiprocessor systems.
k. JMP, CALL, INT, RET and IRET instructions referring to another code segment will cause an exception 13 (general
protection violation) if an applicable privilege rule is violated.
l. An exception 13 fault occurs if CPL is greater than 0 (0 is the most privileged level).
m. An exception 13 fault occurs if CPL is greater than IOPL.
n. The IF bit of the flag register is not updated if CPL is greater than IOPL. The IOPL and VM fields of the flag register are
updated only if CPL
e
0.
o. The PE bit of the MSW (CR0) cannot be reset by this instruction. Use MOV into CR0 if desiring to reset the PE bit.
p. Any violation of privilege rules as applied to the selector operand does not cause a protection exception; rather, the zero
flag is cleared.
q. If the coprocessor’s memory operand violates a segment limit or segment access rights, an exception 13 fault (general
protection exception) will occur before the ESC instruction is executed. An exception 12 fault (stack segment limit violation
or not present) will occur if the stack limit is violated by the operand’s starting address.
r. The destination of a JMP, CALL, INT, RET or IRET must be in the defined limit of a code segment or an exception 13 fault
(general protection violation) will occur.
s/t. The instruction will execute in s clocks if CPL
s
IOPL. If CPL
l
IOPL, the instruction will take t clocks.
94
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KU80C186EC25 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80C188EC16 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80C188EC25 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L186EC16 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L186EC20 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KU-3C-110D | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-120A | 制造商:M.E.C. Relays 功能描述: 制造商:Master Electronic Controls (MEC) 功能描述: |
| KU-3C-12A | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-12D | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-240A | 制造商:M.E.C. Relays 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。