- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373200 > KU386 (Intel Corp.) SX MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | KU386 |
| 廠商： | Intel Corp. |
| 英文描述： | SX MICROPROCESSOR |
| 中文描述： | SX微處理器 |
| 文件頁數(shù)： | 56/102頁 |
| 文件大?。?/td> | 1268K |
| 代理商： | KU386 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Intel386
TM
SX MICROPROCESSOR
INTERRUPT ACKNOWLEDGE (INTA) CYCLES
In response to an interrupt request on the INTR in-
put when interrupts are enabled, the Intel386 SX Mi-
croprocessor performs two interrupt acknowledge
cycles. These bus cycles are similar to read cycles
in that bus definition signals define the type of bus
activity taking place, and each cycle continues until
acknowledged by READY
Y
sampled active.
The state of A
2
distinguishes the first and second
interrupt acknowledge cycles. The byte address
driven during the first interrupt acknowledge cycle is
4 (A
23
–A
3
, A
1
, BLE
Y
LOW, A
2
and BHE
Y
HIGH).
The byte address driven during the second interrupt
acknowledge cycle is 0 (A
23
–A
1
, BLE
Y
LOW, and
BHE
Y
HIGH).
The LOCK
Y
output is asserted from the beginning
of the first interrupt acknowledge cycle until the end
of the second interrupt acknowledge cycle. Four idle
bus states, T
i
, are inserted by the Intel386 SX Micro-
processor between the two interrupt acknowledge
cycles for compatibility with spec TRHRL of the
8259A Interrupt Controller.
During both interrupt acknowledge cycles, D
15
–D
0
float. No data is read at the end of the first interrupt
acknowledge cycle. At the end of the second inter-
rupt acknowledge cycle, the Intel386 SX Microproc-
essor will read an external interrupt vector from D
7
–
D
0
of the data bus. The vector indicates the specific
interrupt number (from 0–255) requiring service.
240187–28
Interrupt Vector (0–255) is read on D0–D7 at end of second interrupt Acknowledge bus cycle.
Because each Interrupt Acknowledge bus cycle is followed by idle bus states. asserting NA
Y
has no practical effect.
Choose the approach which is simplest for your system hardware design.
Figure 5.13. Interrupt Acknowledge Cycles
56
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KU80C186EC25 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80C188EC16 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80C188EC25 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L186EC16 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L186EC20 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KU-3C-110D | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-120A | 制造商:M.E.C. Relays 功能描述: 制造商:Master Electronic Controls (MEC) 功能描述: |
| KU-3C-12A | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-12D | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-240A | 制造商:M.E.C. Relays 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。