參數(shù)資料
型號(hào)： KU386
廠商： Intel Corp.
英文描述： SX MICROPROCESSOR
中文描述： SX微處理器
文件頁數(shù)： 9/102頁
文件大?。?/td> 1268K
代理商： KU386
Intel386
TM
SX MICROPROCESSOR
EFLAGS REGISTER
The flag register is a 32-bit register named EFLAGS.
The defined bits and bit fields within EFLAGS,
shown in Figure 2.2, control certain operations and
indicate the status of the Intel386 SX Microproces-
sor. The lower 16 bits (bits 0–15) of EFLAGS con-
tain the 16-bit flag register named FLAGS. This is
the default flag register used when executing 8086,
80286, or real mode code. The functions of the flag
bits are given in Table 2.1.
CONTROL REGISTERS
The Intel386 SX Microprocessor has three control
registers of 32 bits, CR0, CR2 and CR3, to hold the
machine state of a global nature. These registers
are shown in Figures 2.1 and 2.2. The defined CR0
bits are described in Table 2.2.
Table 2.1. Flag Definitions
Bit Position
Name
Function
0
CF
Carry FlagDSet on high-order bit carry or borrow; cleared
otherwise.
2
PF
Parity FlagDSet if low-order 8 bits of result contain an even
number of 1-bits; cleared otherwise.
4
AF
Auxiliary Carry FlagDSet on carry from or borrow to the low
order four bits of AL; cleared otherwise.
6
ZF
Zero FlagDSet if result is zero; cleared otherwise.
7
SF
Sign FlagDSet equal to high-order bit of result (0 if positive, 1 if
negative).
8
TF
Single Step FlagDOnce set, a single step interrupt occurs after
the next instruction executes. TF is cleared by the single step
interrupt.
9
IF
Interrupt-Enable FlagDWhen set, maskable interrupts will cause
the CPU to transfer control to an interrupt vector specified
location.
10
DF
Direction FlagDCauses string instructions to auto-increment
(default) the appropriate index registers when cleared. Setting
DF causes auto-decrement.
11
OF
Overflow FlagDSet if the operation resulted in a carry/borrow
into the sign bit (high-order bit) of the result but did not result in a
carry/borrow out of the high-order bit or vice-versa.
12,13
IOPL
I/O Privilege LevelDIndicates the maximum Current Privilege
Level (CPL) permitted to execute I/O instructions without
generating an exception 13 fault or consulting the I/O permission
bit map while executing in protected mode. For virtual 86 mode it
indicates the maximum CPL allowing alteration of the IF bit. See
Section 4.2 for a further discussion and definitions on various
privilege levels.
14
NT
Nested TaskDSet if the execution of the current task is nested
within another task. Cleared otherwise.
16
RF
Resume FlagDUsed in conjunction with debug register
breakpoints. It is checked at instruction boundaries before
breakpoint processing. If set, any debug fault is ignored on the
next instruction.
17
VM
Virtual 8086 ModeDIf set while in protected mode, the Intel386
SX Microprocessor will switch to virtual 8086 operation, handling
segment loads as the 8086 does, but generating exception 13
faults on privileged opcodes.
9
相關(guān)PDF資料
PDF描述
KU80C186EC25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80C188EC16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80C188EC25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80L186EC16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80L186EC20 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KU-3C-110D 制造商:M.E.C. Relays 功能描述:
KU-3C-120A 制造商:M.E.C. Relays 功能描述: 制造商:Master Electronic Controls (MEC) 功能描述:
KU-3C-12A 制造商:M.E.C. Relays 功能描述:
KU-3C-12D 制造商:M.E.C. Relays 功能描述:
KU-3C-240A 制造商:M.E.C. Relays 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*