![](http://datasheet.mmic.net.cn/300000/KU386_datasheet_16201615/KU386_84.png)
Intel386
TM
SX MICROPROCESSOR
Table 9-1. Instruction Set Clock Count Summary
(Continued)
CLOCK COUNT
NOTES
Real
Address Protected Address Protected
Mode or
Virtual
Virtual
Address
8086
Mode
Mode
Real
INSTRUCTION
FORMAT
Mode or
Virtual
8086
Mode
Virtual
Address
Mode
ARITHMETIC
(Continued)
DIV
e
Divide (Unsigned)
Accumulator by Register/Memory
1 1 1 1 0 1 1 w mod 1 1 0
r/m
DivisorDByte
14/17
22/25
38/43
14/17
22/25
38/43
b,e
b,e
b,e
e,h
e,h
e,h
DWord
DDoubleword
IDIV
e
Integer Divide (Signed)
Accumulator By Register/Memory
1 1 1 1 0 1 1 w mod 1 1 1
r/m
DivisorDByte
19/22
27/30
43/48
19/22
27/30
43/48
b,e
b,e
b,e
e,h
e,h
e,h
DWord
DDoubleword
AAD
e
ASCII Adjust for Divide
1 1 0 1 0 1 0 1
0 0 0 0 1 0 1 0
19
19
AAM
e
ASCII Adjust for Multiply
1 1 0 1 0 1 0 0
0 0 0 0 1 0 1 0
17
17
CBW
e
Convert Byte to Word
1 0 0 1 1 0 0 0
3
3
CWD
e
Convert Word to Double Word
1 0 0 1 1 0 0 1
2
2
LOGIC
Shift Rotate Instructions
Not Through Carry
(ROL, ROR, SAL, SAR, SHL,
and
SHR)
Register/Memory by 1
1 1 0 1 0 0 0 w mod TTT
r/m
3/7
**
3/7
**
b
h
Register/Memory by CL
1 1 0 1 0 0 1 w mod TTT
r/m
3/7
*
3/7
*
b
h
Register/Memory by Immediate Count
1 1 0 0 0 0 0 w mod TTT
r/m immed 8-bit data
3/7
*
3/7
*
b
h
Through Carry
(RCL
and
RCR)
Register/Memory by 1
1 1 0 1 0 0 0 w mod TTT
r/m
9/10
*
9/10
*
b
h
Register/Memory by CL
1 1 0 1 0 0 1 w mod TTT
r/m
9/10
*
9/10
*
b
h
Register/Memory by Immediate Count
1 1 0 0 0 0 0 w mod TTT
r/m immed 8-bit data
9/10
*
9/10
*
b
h
T T T Instruction
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 1
ROL
ROR
RCL
RCR
SHL/SAL
SHR
SAR
SHLD
e
Shift Left Double
Register/Memory by Immediate
0 0 0 0 1 1 1 1
1 0 1 0 0 1 0 0
mod reg
r/m immed 8-bit data
3/7
**
3/7
**
Register/Memory by CL
0 0 0 0 1 1 1 1
1 0 1 0 0 1 0 1
mod reg
r/m
3/7
**
3/7
**
SHRD
e
Shift Right Double
Register/Memory by Immediate
0 0 0 0 1 1 1 1
1 0 1 0 1 1 0 0
mod reg
r/m immed 8-bit data
3/7
**
3/7
**
Register/Memory by CL
0 0 0 0 1 1 1 1
1 0 1 0 1 1 0 1
mod reg
r/m
3/7
**
3/7
**
AND
e
And
Register to Register
0 0 1 0 0 0 d w mod reg
r/m
2
2
84