Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
115
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 126. TMUX_THS_ERR_CTL, Transmit High-Speed Error Insertion Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
0x00
0
0x40049
15:10
9
RSVD
Reserved.
Transmit APS Babble Insert.
When 1, causes an
inconsistent APS byte (K1[7:0], K2[7:3]) to be inserted
into the outgoing STS-3/STM-1 (AU-4) frame.
TMUX_TAPSBABINS
8:6
TMUX_TH1H2INVEN[3:1]
Transmit H1 H2 Corrupt Enable.
When 1, causes the
output H1 and H2 bytes of the STS-3/STM-1 (AU-4) sig-
nal to be corrupted on a per STS-1 basis. In the AU-4
mode, only control bit 1 is used.
TMUX_TH1H2INVORNDF
Transmit H1 H2 Corrupt or NDF.
When 0, causes an
invalid pointer to be inserted into the output H1 and H2
bytes; otherwise, a continuous NDF condition (1001) is
sent.
TMUX_TA2ERRINS[4:0]
Transmit Frame Error Insert Value.
These bits specify
the number of consecutive frames when a frame error is
inserted in the outgoing A2 byte. This number of errored
frames is sent each time a rising edge is observed on
the SMPR_BER_INSRT (
Table 75 on page 68
) input
signal.
000
5
0
4:0
0x0
Table 127. TMUX_TOAC_CTL, Receive/Transmit TOAC/POAC Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
0
0x4004A
15
TMUX_RTOAC_D412MODE
Receive TOAC DCC4 to DCC12 Only Mode.
When
1, causes the RTOAC data signal to carry only a par-
ity byte followed by DCC4 to DCC12 bytes. The
clock rate is 640 kHz. If this control bit is a logic 0
and TMUX_RTOAC_D13MODE is a logic 0, then the
receive TOAC channel is in full access mode.
TMUX_RTOAC_D13MODE
Receive TOAC DCC1 to DCC3 Only Mode.
When
1, causes the RTOAC data signal to carry only a par-
ity byte followed by DCC1 to DCC3 bytes. The clock
rate is 260 kHz. If this control bit is a logic 0 and
TMUX_RTOAC_D412MODE is a logic 0, then the
receive TOAC channel is in full access mode.
TMUX_RTOAC_OEPINS
Receive TOAC Odd or Even Parity Insert.
When 1,
forces receive the output TOAC parity bit to be even;
otherwise, the parity is odd.
RSVD
Reserved.
TMUX_TTOAC_D412MODE
Transmit TOAC DCC4 to DCC12 Only Mode.
When 1, causes DCC4 to DCC12 in the outgoing
frame to be inserted from the TTOAC channel. The
TTOAC clock rate is 640 kHz. If this control bit is a
logic 0 and TMUX_TTOAC_D13MODE is a logic 0,
then the transmit TOAC channel is in full access
mode.
14
0
13
0
12:10
9
000
0