68
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
7 Microprocessor Interface and Global Control and Status Registers
(continued)
Table 75. SMPR_GTR, Global Trigger Register (RW)
Table 76. SMPR_MSRR, Block Software Reset Register (RW)
Address
Bit
Name
Function
Reset
Default
0x0000
0x0000D
15:10
9
RSVD
Reserved.
Bit Error Rate Insertion.
When this bit is set to 1, this bit
indicates to the Supermapper that a bit error has to be
inserted in the appropriate frame.
Performance Monitor Reset.
When this bit is set to 1, the
PMRESET signal will transition from a logic 0 to a logic 1
state. It will stay at a logic 1 state for a minimum of 100 ns.
(Self-clearing.)
Reserved.
Supermapper Software Reset.
When this bit is set to 1, it
will create a software reset of the device. This reset has the
same effect as the hardware reset. All microprocessor reg-
isters are reset to their default states, and all internal data
path state machines are reset. (Self-clearing.)
SMPR_BER_INSRT
8
SMPR_PMRESET
7:1
0
RSVD
SMPR_SWRS
Address
Bit
Name
Function
Reset
Default
0x0000
0x0000E
15:8
7
RSVD
Reserved.
TPG Block Software Reset.
When this bit is set to 1, it will
create a software reset for the test-pattern generation
macro. This reset has the same effect as the hardware
reset and chip-level software reset. All microprocessor reg-
isters within the macro are reset to their default states. All
internal data path state machines within the block are also
reset.
DJA Block Software Reset.
When this bit is set to 1, it will
create a software reset for the digital jitter attenuation block.
This reset has the same effect as the hardware reset and
chip-level software reset. All microprocessor registers
within the macro are reset to their default states. All internal
data path state machines within the block are also reset.
FRM Block Software Reset.
When this bit is set to 1, it will
create a software reset for the framer block. This reset has
the same effect as the hardware reset and chip-level soft-
ware reset. All microprocessor registers within the block are
reset to their default states. All internal data path state
machines within the block are also reset.
SMPR_TPG_SWRS
6
SMPR_DJA_SWRS
5
SMPR_FRM_SWRS