136
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
9 SPE Mapper Registers
(continued)
9.1 SPE Mapper Register Descriptions
This section gives a brief description of each register bit and its functionality. The abbreviations after each register
indicate if the register is read only (RO), clear-on-read/clear-on-write (COR/COW), or read/write (R/W).
Table 154. SPE_VERSION_R, SPE Version and Identification Register (RO)
Address
Bit
Name
Table 155. SPE_ONESHOT, One Shot (R/W)
Note:
In
Table 156
, the mask bits for these delta and event bits are in
Table 157 on page 138
, state bits are in
Table 158 on page 140
, and monitor values are in
Table 162 on page 143
.
Function
Reset
Default
0x00
0x0
0x30000
15:11
10:8
RSVD
Reserved.
SPE_VERSION[2:0]
Block Version Number.
Block version register will change
each time the device is changed.
SPEMPR_ID[7:0]
Block ID Number.
7:0
0x03
Address
Bit
Name
Function
Reset
Default
0x000
0
0x30002
15:5
4
RSVD
Reserved.
Bipolar Violation Error.
A single bipolar violation error for
DS3 output is transmitted each time this bit transitions from a
0 to 1.
Signal Fail Clear.
Allows the signal fail algorithm to be
forced into the normal state.
Signal Fail Set.
Allows the signal fail algorithm to be forced
into the failed state.
Signal Degrade Clear.
Allows the signal degrade algorithm
to be forced into the normal state.
Signal Degrade Set.
Allows the signal degrade algorithm to
be forced into the degraded state.
SPE_BIPOL_ERR
3
SPE_SFCLEAR
0
2
SPE_SFSET
0
1
SPE_SDCLEAR
0
0
SPE_SDSET
0
Table 156. SPE_EVENT1—SPE_EVENT3, SPE Deltas/Events
(COR/COW)
Address
Bit
Name
Function
Reset
Default
0
0x30003
15
SPE_RX_ESOVUN_E
Receive Elastic Store Overflow/Underflow Event Bit.
Logic
1 indicates an elastic store overflow or underflow, based on
the SPE_RX_OVUN_FLOW_THRES threshold.
RSVD
Reserved.
SPE_TX_ESOVUN_E
Transmit Elastic Store Overflow/Underflow Event Bit.
Logic 1 indicates an elastic store overflow or underflow, based
on the SPE_TX_OVUN_FLOW_THRES threshold.
RSVD
Reserved.
SPE_K3DMOND
K3 Data Monitor Delta Bit.
The mask bit is SPE_K3DMONM.
SPE_N1DMOND
N1 Data Monitor Delta Bit.
The mask bit is SPE_N1DMONM.
SPE_C2DMOND
C2 Data Monitor Delta Bit.
The mask bit is SPE_C2DMONM.
SPE_F2DMOND
F2 Data Monitor Delta Bit.
The mask bit is SPE_F2DMONM.
SPE_F3DMOND
F3 Data Monitor Delta Bit.
The mask bit is SPE_F3DMONM.
14
13
—
0
12:5
4
3
2
1
0
—
0
0
0
0
0