40
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
5 Timing Characteristics
(continued)
Table of Contents
(continued)
Tables
Page
Table 36. CHI Transmit Timing Characteristics .......................................................................................................48
Table 37. CHI Receive Timing Characteristics ........................................................................................................48
Table 38. PSB Interface Transmit Timing Characteristics .......................................................................................49
Table 39. PSB Interface Receive Timing Characteristics ........................................................................................49
Table 40. NSMI Input/Output Clock Specifications..................................................................................................50
Table 41. Input Timing Specifications......................................................................................................................50
Table 42. Output Timing Specifications ...................................................................................................................50
Table 43. NSMI Output Clock Specifications...........................................................................................................50
Table 44. NSMI Input Timing Specifications............................................................................................................51
Table 45. NSMI Output Timing Specifications .........................................................................................................51
Table 46. CHI Interface Clock Specifications...........................................................................................................51
Table 47. CHI Interface Input Timing Specifications................................................................................................51
Table 48. CHI Interface Output Timing Specifications.............................................................................................52
Table 49. PSB Interface Clock Specifications..........................................................................................................52
Table 50. PSB Interface Input Timing Specifications...............................................................................................52
Table 51. PSB Interface Output Timing Specifications............................................................................................52
Table 52. Framer DS1/E1 Interface Clock Specifications........................................................................................53
Table 53. Framer DS1/E1 Interface Input Timing Specifications.............................................................................53
Table 54. Framer DS1/E1 Interface Output Timing Specifications ..........................................................................53
Table 55. DJA DS1/E1 Interface Clock Specifications ............................................................................................54
Table 56. DJA DS1/E1 Interface Input Timing Specifications..................................................................................54
Table 57. DJA DS1/E1 Interface Output Timing Specifications...............................................................................54
Table 58. M13 DS1/E1 Interface Clock Specifications ...........................................................................................55
Table 59. M13 DS1/E1 Interface Input Timing Specifications..................................................................................55
Table 60. M13 DS1/E1 Interface Output Timing Specifications...............................................................................55
Table 61. Microprocessor Interface Synchronous Write Cycle Specifications.........................................................57
Table 62. Microprocessor Interface Synchronous Read Cycle Specifications.........................................................58
Table 63. Microprocessor Interface Asynchronous Write Cycle Specifications.......................................................60
Table 64. Microprocessor Interface Asynchronous Read Cycle Specifications.......................................................62
Table 65. Input Timing Specifications......................................................................................................................62
Table 66. Output Timing Specifications ...................................................................................................................63