參數(shù)資料
型號(hào)： K4J52324KI-HC1A0
元件分類(lèi)： DRAM
英文描述： 512M X 1 DDR DRAM, 0.2 ns, PBGA136
封裝： HALOGEN FREE AND ROHS COMPLIANT, FBGA-136
文件頁(yè)數(shù)： 42/61頁(yè)
文件大小： 1364K
代理商： K4J52324KI-HC1A0
- 47 -
K4J52324KI
datasheet
GDDR3 SGRAM
Rev. 1.2
[ Table 11 ] CURRENT STATE BANK n - COMMAND TO BANK n
NOTE :
1. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see CKE Truth Table) and after tXSNR has been met
(if the previous state was self refresh).
2. This table is bank-specific, except where noted (i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that
state). Exceptions are covered in the notes below.
3. Current state definitions :
Idle : The bank has been precharged, and tRP has been met.
Row Active : A row in the bank has been activated, and tRCD has been met.
No data bursts/accesses and no register accesses are in progress.
Read : A READ burst has been initiated, with auto precharge disabled.
Write : A WRITE burst has been initiated, with auto precharge disabled.
4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank
should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and truth table- current state
bank n command to bank n. and according to truth table - current state bank n -command to bank m.
Precharging : Starts with registration of a PRECHARGE command and ends when tRP is met.
Once tRP is met, the bank will be in the idle state.
Row Activating : Starts with registration of an ACTIVE command and ends when tRCD is met.
Once tRCD is met, the bank will be in the :row active" state.
Read w/ Auto- : Starts with registration of an READ command with auto precharge enabled and ends
Precharge Enabled when tRP has been met. Once tRP is met, the bank will be in the idle state.
Write w/ Auto- : Starts with registration of a WRITE command with auto precharge enabled and ends
Precharge Enabled when tRP has been met. Once tRP is met, the bank will be in the idle state.
5. The following states must not be interrupted by any executable command ; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during
these states.
Refreshing : Starts with registration of an AUTO REFRESH command and ends when tRC is met.
Once tRC is met, the GDDR3(x32) will be in the all banks idle state.
Accessing Mode : Starts with registration of a LOAD MODE REGISTER command and ends when tMRD
has been met. Once tMRD is met, the GDDR3(x32) SGRAM will be in the all banks idle state.
Precharge All : Starts with registration of a PRECHARGE ALL command and ends when tRP is met.
Once tRP is met, all banks will be in the idle state.
READ or WRITE : Starts with registration of the ACTIVE command and ends the last valid data nibble.
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle, and bursts are not in progress.
8. May or may not be bank-specific ; If multiple banks are to be precharged, each must be in a valid state for precharging.
9. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
10. Requires appropriate DM masking.
11. A WRITE command may be applied after the completion of the READ burst.
CURRENT STATE
CS
RAS
CAS
WE
COMMAND/ ACTION
NOTE
Any
H
X
DESELECT (NOP/ continue previous operation)
L
H
NO OPERATION (NOP/continue previous operation)
X
H
L
H
DATA TERMINATOR DISABLE
Idle
L
H
ACTIVE (Select and activate row)
L
H
AUTO REFRESH
7
Row Active
L
LOAD MODE REGISTER
7
L
H
L
H
READ (Select column and start READ burst)
9
L
H
L
WRITE (Select Column and start WRITE burst)
9
L
H
L
PRECHARGE (Deactivate row in bank or banks)
8
Read
(Auto-Precharge
Disable)
L
H
L
H
READ (Select column and start new READ burst)
9
L
H
L
WRITE (Select column and start WRITE burst)
9, 11
L
H
L
PRECHARGE (Only after the READ burst is complete)
8
Write
(Auto-Precharge
Disabled)
L
H
L
H
READ (Select column and start READ burst)
9, 10
L
H
L
WRITE (Select column and start new WRITE burst)
9
L
H
L
PRECHARGE (Only after the WRITE burst is complete)
8, 10
相關(guān)PDF資料
PDF描述
K4M64163PK-BE900 4M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
K507 2 ELEMENT, 2000 uH, GENERAL PURPOSE INDUCTOR
K001 2 ELEMENT, 2000 uH, GENERAL PURPOSE INDUCTOR
K004 2 ELEMENT, 500 uH, GENERAL PURPOSE INDUCTOR
K5A22NAU KEYPAD SWITCH, SPST, MOMENTARY, 0.1A, 50VDC, 2 N, SURFACE MOUNT-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4J52324QC 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:512Mbit GDDR3 SDRAM
K4J52324QC-AC20000 制造商:Samsung Semiconductor 功能描述:GDDR3 SDRAM X32 BOC - Trays
K4J52324QC-BC14 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:512Mbit GDDR3 SDRAM
K4J52324QC-BC14000 制造商:Samsung Semiconductor 功能描述:GDDR3 SDRAM X32 BOC LEAD PART 10W - Trays
K4J52324QC-BC16 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:512Mbit GDDR3 SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*