- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377798 > LXT386 (Intel Corp.) QUAD T1/E1/J1 Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT386 |
| 廠商： | Intel Corp. |
| 英文描述： | QUAD T1/E1/J1 Transceiver |
| 中文描述： | 四T1/E1/J1收發(fā)器 |
| 文件頁(yè)數(shù)： | 11/78頁(yè) |
| 文件大小： | 500K |
| 代理商： | LXT386 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
QUAD T1/E1/J1 Transceiver
—
LXT386
Datasheet
11
Table 1. Pin Assignments and Signal Descriptions
Ball #
PBGA
Pin #
LQFP
Symbol
I/O
1
Description
E1
78
MCLK
DI
Master Clock
. MCLK is an independent, free-running reference clock. It
’
s
frequency should be 1.544 MHz for T1 operation and 2.048 MHz for E1
operation.
This reference clock is used to generate several internal reference
signals:
Timing reference for the integrated clock recovery unit
Timing reference for the integrated digital jitter attenuator
Generation of RCLK signal during a loss of signal condition
Reference clock during a blue alarm transmit all ones condition
Reference timing for the parallel processor wait state generation logic
If MCLK is High, the PLL clock recovery circuit is disabled. In this mode,
the LXT386 operates as simple data receiver.
If MCLK is Low, the complete receive path is powered down and the
output pins RCLK, RPOS and RNEG are switched to Tri-state mode.
MCLK is not required if LXT386 is used as a simple analog front-end
without clock recovery and jitter attenuation.
Note that wait state generation via RDY/ACK is not available if MCLK is
not provided.
E2
79
MODE
DI
Mode Select
. This pin is used to select the operating mode of the
LXT386. In Hardware Mode, the parallel processor interface is disabled
and hardwired pins are used to control configuration and report status.
In Parallel Host Mode, the parallel port interface pins are used to control
configuration and report status.
In Serial Host Mode the serial interface pins: SDI, SDO, SCLK and
CS are
used.
For Serial Host Mode, the pin should connected to a resistive divider
consisting of two 10 k
resistors across V
CC
and Ground.
F4
89
A4
DI
Address Select
. In host mode, this pin is Address 4 input pin. In hardware
mode this pin must be connected to Ground.
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output S: Power Supply;
N.C.: Not Connected.
2. N/C means
“
Not Connected
”
MODE
Operating Mode
L
Hardware Mode
H
Parallel Host Mode
Vcc/2
Serial Host Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT400 | All Rate Extended Range Switched 56/DDS Transceiver |
| LXT441 | Switched 56/DDS Integrated DSU/CSU |
| LXT6155 | 155 Mbps SDH/SONET/ATM Transceiver |
| LXT6234 | E-Rate Multiplexer |
| LXT901 | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT386BE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。