參數(shù)資料
型號: LXT386
廠商: Intel Corp.
英文描述: QUAD T1/E1/J1 Transceiver
中文描述: 四T1/E1/J1收發(fā)器
文件頁數(shù): 17/78頁
文件大?。?/td> 500K
代理商: LXT386
QUAD T1/E1/J1 Transceiver
LXT386
Datasheet
17
N12
55
TNEG3/
UBS3
DI
DI
Transmit Negative Data.
Unipolar/Bipolar Select.
N13
56
TPOS3/
TDATA3
DI
DI
Transmit Positive Data.
Transmit Data.
N14
57
TCLK3
DI
Transmit Clock.
K12
58
LOS2
DO
Loss of Signal.
M12
59
RNEG2/
BPV2
DO
DO
Receive Negative Data.
Bipolar Violation Detect.
M13
60
RPOS2/
RDATA2
DO
DO
Receive Positive Data.
Receive Data.
M14
61
RCLK2
DO
Receive Clock.
L12
62
TNEG2/
UBS2
DI
DI
Transmit Negative Data.
Unipolar/Bipolar Select.
L13
63
TPOS2/
TDATA2
DI
DI
Transmit Positive Data.
Transmit Data.
L14
64
TCLK2
DI
Transmit Clock.
K13
80
INT
DO
Interrupt.
This active Low, maskable, open drain output requires an
external 10k pull up resistor. If the corresponding interrupt enable bit is
enabled, INT goes Low to flag the host when the
LXT386
changes state
(see details in the interrupt handling section). The microprocessor INT
input should be set to level triggering.
K14
81
ACK/
RDY/
SDO
DO
DO
DO
Data Transfer acknowledge
(Motorola Mode).
Ready
(Intel mode).
Serial Data Output
(Serial Mode).
Motorola Mode
A Low signal during a databus read operation indicates that the
information is valid. A Low signal during a write operation acknowledges
that a data transfer into the addressed register has been accepted
(acknowledge signal).Wait states only occur if a write cycle immediately
follows a previous read or write cycle (e.g. read modify write).
Intel Mode
A High signal acknowledges that a register access operation has been
completed (Ready Signal). A Low signal on this pin signals that a data
transfer operation is in progress. The pin goes tristate after completion of
a bus cycle.
Serial Mode
If CLKE is High, SDO is valid on the rising edge of SCLK. If CLKE is Low,
SDO is valid on the falling edge of SCLK. This pin goes into high Z state
during a serial port write access.
Table 1. Pin Assignments and Signal Descriptions
(Continued)
Ball #
PBGA
Pin #
LQFP
Symbol
I/O
1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output S: Power Supply;
N.C.: Not Connected.
2. N/C means
Not Connected
相關(guān)PDF資料
PDF描述
LXT400 All Rate Extended Range Switched 56/DDS Transceiver
LXT441 Switched 56/DDS Integrated DSU/CSU
LXT6155 155 Mbps SDH/SONET/ATM Transceiver
LXT6234 E-Rate Multiplexer
LXT901 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT386BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
LXT386LE 制造商:LEVEL1 功能描述:
LXT388LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver
LXT400JE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications