- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377798 > LXT386 (Intel Corp.) QUAD T1/E1/J1 Transceiver PDF資料下載
參數(shù)資料
| 型號： | LXT386 |
| 廠商： | Intel Corp. |
| 英文描述： | QUAD T1/E1/J1 Transceiver |
| 中文描述： | 四T1/E1/J1收發(fā)器 |
| 文件頁數(shù)： | 25/78頁 |
| 文件大?。?/td> | 500K |
| 代理商： | LXT386 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
QUAD T1/E1/J1 Transceiver
—
LXT386
Datasheet
25
3.2.2.1
E1 Mode
One detection mode suitable for both ETSI and ITU is available when the
LACS
register bits are
cleared to zero. If the LACS register bit is set to one, see errata 10.3 to implement this:
ETSI ETS300233 and G.775 detection
The AIS condition is declared when the received data stream contains less than 3 zeros within a
period of 512 bits.
The AIS condition is cleared when 3 or more zeros within 512 bits are detected.
3.2.2.2
T1 Mode
ANSI T1.231 detection is employed.
The AIS condition is declared when less than 9 zeros are detected in any string of 8192 bits. This
corresponds to a 99.9% ones density over a period of 5.3ms.
The AIS condition is cleared when the received signal contains 9 or more zeros in any string of
8192 bits.
3.2.3
In Service Code Violation Monitoring
In unipolar I/O mode with HDB3/B8ZS decoding, the LXT386 reports bipolar violations on
RNEG/BPV for one RCLK period for every HDB3/B8ZS code violation that is not part of the zero
code substitution rules. In AMI mode, all bipolar violations (two consecutive pulses with the same
polarity) are reported at the BPV output.
3.3
Transmitter
The four low power transmitters of the LXT386 are identical.
Transmit data is clocked serially into the device at TPOS/TNEG in the bipolar mode or at TDATA
in the unipolar mode. The transmit clock (TCLK) supplies the input synchronization. Unipolar I/O
and HDB3/B8ZS/AMI encoding/decoding is selected by pulling TNEG High for more than 16
consecutive TCLK clock cycles. The transmitter samples TPOS/TNEG or TDATA inputs on the
falling edge of TCLK. Refer to the Test Specifications Section for MCLK and TCLK timing
characteristics. If TCLK is not supplied, the transmitter remains powered down and the TTIP/
TRING outputs are held in a High Z state. In addition, fast output tristatability is also available
through the OE pin (all ports) and/or the port
’
s OEx bit in the Output Enable Register (OER).
Zero suppression is available only in Unipolar Mode. The two zero-suppression types are B8ZS,
used in T1 environments, and HDB3, used in E1 environments. The scheme selected depends on
whether the device is set for T1 or E1 operation (determined by LEN2-0 pulse shaping settings).
The LXT386 also supports AMI line coding/decoding as shown in
Figure 6
. In Hardware mode,
AMI coding/decoding is selected by the CODEN pin. In host mode, AMI coding/decoding is
selected by bit 4 in the GCR (Global Control Register).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT400 | All Rate Extended Range Switched 56/DDS Transceiver |
| LXT441 | Switched 56/DDS Integrated DSU/CSU |
| LXT6155 | 155 Mbps SDH/SONET/ATM Transceiver |
| LXT6234 | E-Rate Multiplexer |
| LXT901 | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT386BE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。