- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377798 > LXT386 (Intel Corp.) QUAD T1/E1/J1 Transceiver PDF資料下載
參數(shù)資料
| 型號： | LXT386 |
| 廠商： | Intel Corp. |
| 英文描述： | QUAD T1/E1/J1 Transceiver |
| 中文描述： | 四T1/E1/J1收發(fā)器 |
| 文件頁數(shù)： | 32/78頁 |
| 文件大小： | 500K |
| 代理商： | LXT386 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
LXT386
—
QUAD T1/E1/J1 Transceiver
32
Datasheet
3.7.2
Digital Loopback
The digital loopback function is available in software and hardware mode. When selected, the
transmit clock and data inputs (TCLK, TPOS & TNEG) are looped back and output on the RCLK,
RPOS & RNEG pins (
Figure 10
). The data presented on TCLK, TPOS & TNEG is also output on
the TTIP & TRING pins. Note that signals on the RTIP & RRING pins are ignored during digital
loopback.
3.7.3
Remote Loopback
During remote loopback (
Figure 11
) the RCLK, RPOS & RNEG outputs routed to the transmit
circuits and output on the TTIP & TRING pins. Note that input signals on the TCLK, TPOS &
TNEG pins are ignored during remote loopback.
Note:
In data recovery mode, the pulse template cannot be guaranteed while in a remote loopback.
3.7.4
Transmit All Ones (TAOS)
In Hardware mode, the TAOS mode is set by pulling TCLK High for more than 16 MCLK cycles.
In software mode, TAOS mode is set by asserting the corresponding bit in the TAOS Register. In
addition, automatic ATS insertion (in case of LOS) may be set using the ATS Register.
Note: The TAOS generator uses MCLK as a timing reference, therefore TAOS doesn
’
t work in data
recovery mode. In order to assure that the output frequency is within specification limits, MCLK
must have the applicable stability. DLOOP does not function with TAOS active.
Figure 10. Digital Loopback
Timing &
Control
Timing
Recovery
TTIP
TRING
RTIP
RRING
RCLK
RPOS
RNEG
TCLK
TPOS
TNEG
* If Enabled
JA*
JA*
H
E
H
D
Figure 11. Remote Loopback
TCLK
TPOS
TNEG
TTIP
TRING
RTIP
RRING
* If Enabled
RCLK
RPOS
RNEG
Timing &
Control
Timing
Recovery
JA*
H
E
H
D
JA*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT400 | All Rate Extended Range Switched 56/DDS Transceiver |
| LXT441 | Switched 56/DDS Integrated DSU/CSU |
| LXT6155 | 155 Mbps SDH/SONET/ATM Transceiver |
| LXT6234 | E-Rate Multiplexer |
| LXT901 | 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT386BE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。