- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370008 > PM2329 Telecommunication IC PDF資料下載
參數(shù)資料
| 型號： | PM2329 |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 99/162頁 |
| 文件大?。?/td> | 1581K |
| 代理商： | PM2329 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁當前第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customers
’
Internal Use
Document ID: PMC-2010146, Issue 4
102
PM2329 ClassiPI Network Classification Processor Datasheet
Result Available
This bit is set when there is at least one result in the Result FIFO. When the PM2329 is operating in
multi-channel mode, this bit when set indicates that at least one of the Result FIFOs have results
available. The Channel Result Available bit in the Channel Status Registers can be used to determine
channel(s) for which the Result(s) are available.
This bit is cleared when all the individual Channel Result Available bits are clear.
OC Sequence Terminated
This bit is set when the packet processing on the current packet is complete. This bit is cleared when this
register is read. This also causes the OC Sequence Interrupt, if enabled, to be deasserted.
Status Valid
This bit is set to indicate the status registers has at least one status bit set. This bit is cleared when all
other status bits in this register are clear.
4.2.2.12 Operation Control Register (OPCR; 8248h)
Access Mode: Read/Write, Global
Notes:
a. This bit is set to
‘
1
’
when the reset signal RESET* is asserted, it is reset to
‘
0
’
eight SCLK cycles after reset signal is deasserted.
This register controls the operation modes of the PM2329. This register should be written by the processor
when it detects the PM2329 is idle (STSR[4]= 1) and prior to supplying the packet data to the device and it
should not be updated by the processor until after the EOP for the packet has been transferred to the device.
The bits in this register are as follows:
Soft Reset
Writing a 1 to this bit causes the chip to perform a soft reset internally. On reading the register, the bit
indicates 1 if a soft reset or hard reset is in progress. The bit automatically resets to 0 eight SCLK cycles
when the internal reset operation is done. Soft reset forces all the registers to their Reset state and the
Packet Buffer and Result FIFOs are cleared. Soft reset does not affect strap option pins, they are
sampled on hard reset only.
Bit
Range
63
62
61:4
Size
1
1
58
Name
Value after
Reset
See Note (a)
See Note (a)
000 0000 0000
0000h
1
1
1
0
Soft Reset
Hard Reset Status (RO)
(Reserved)
3
2
1
0
1
1
1
1
Enable Multi-Channel Mode
Enable PI Field
Enable OCC Field
Direction Specifier
相關PDF資料 |
PDF描述 |
|---|---|
| PM239P | Analog Comparator |
| PM30RHC060 | TRANSISTOR | IGBT POWER MODULE | 3-PH BRIDGE | 600V V(BR)CES | 30A I(C) |
| PM3321-QC | DATA CROSS CONNECT|LDCC|84PIN|PLASTIC |
| PM355AJ | Voltage-Feedback Operational Amplifier |
| PM355AZ | Voltage-Feedback Operational Amplifier |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PM233-155.52M | 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVPECL Clock Oscillator Series |
| PM2379-001 | 制造商:Delphi Corporation 功能描述:TAPE MARK WHT |
| PM238 | 制造商:PURDY 制造商全稱:PURDY 功能描述:AC Fans and Blowers |
| PM238-115-1751BT-4 | 制造商:INTERFAN 功能描述:Fan, AC, 115V, 172x150x51mm, Obround, 238CFM, 3100RPM, 55dBA, Terminal Block |
發(fā)布緊急采購，3分鐘左右您將得到回復。