Lucent Technologies Inc.
Lucent Technologies Inc.
127
Preliminary Data Sheet
October 2000
T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator-II)
Microprocessor Interface
(continued)
Microprocessor Clock (MPCLK) Specifications
The microprocessor interface is designed to operate at clock speeds up to 33 MHz without requiring any wait-
states. Wait-states may be needed if higher microprocessor clock speeds are required. The microprocessor clock
(MPCLK, pin 101) specification is shown in Table 65. This clock must be supplied only if the RDY (MODE 3 and
MODE 4) is required to be synchronous to MPCLK.
Table 65. Microprocessor Input Clock Specifications
Microprocessor Interface Register Address Map
The register address space is divided into eight contiguous banks of 512 addressable units each. Each address-
able unit is an 8-bit register. These register banks are labeled as REGBANK[7:0]. The register address map table
gives the address range of these register banks and their associated circuit blocks. REGBANK0 contains the global
registers which are common to all the circuit blocks on T7630. REGBANK1 is reserved and must not be written.
REGBANK[2, 5] are attached to the LIU circuit blocks. REGBANK[3, 6] are attached to the framer circuit blocks.
REGBANK[4, 7] are attached to the FDL circuit blocks. The descriptions of the individual register banks can be
found in the appropriate sections of this document. In these descriptions, all addresses are given in hexadecimal.
Addresses out of the range specified by Table 66 must not be addressed. If they are written, they must be written to
0. An inadvertant write to an out-of-range address may be corrected by a device reset.
Table 66. T7630 Register Address Map
* Core registers are common to all circuit blocks on T7630.
I/O Timing
The I/O timing specifications for the microprocessor interface are given in Table 67. The microprocessor interface
pins are compatible with CMOS/TTL I/O levels. All outputs, except the address/data bus AD[7:0], are rated for a
capacitive load of 50 pF. The AD[7:0] outputs are rated for a 100 pF load.
Name
Symbol
Period and
Tolerance
T
rise
Typ
T
fall
Typ
Duty Cycle
Unit
Min High
12
Min Low
12
MPCLK
t1
30 to 323
2
2
ns
Register Bank Label
Start Address
(in Hex)
End Address
(in Hex)
Circuit Block Name
REGBANK0
REGBANK1
REGBANK2
REGBANK3
REGBANK4
REGBANK5
REGBANK6
REGBANK7
000
—
400
007
—
406
T7630 Global Registers
*
Reserved
Line Interface Unit 1 (LIU1)
Framer1
Facility Data Link 1 (FDL1)
Line Interface Unit 2 (LIU2)
Framer2
Facility Data Link 2 (FDL2)
600, 6E0
800
A00
C00, CE0
E00
6A6, 6FF
80E
A06
CA6, CFF
E0E