
Lucent Technologies Inc.
25
Preliminary Data Sheet
October 2000
T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator II)
Line Interface Unit: Block Diagram
The T7630 LIU diagram is shown in Figure 5. Only a single transceiver is shown here for illustration purposes.
5-4556(F).g
Figure 5. Block Diagram of Line Interface Unit: Single Channel
TO RECEIVE
FRAMER
FROM TRANSMIT
FRAMER
RTIP
RRING
FLLOOP
(NO LIU AIS)
EQUALIZER
SLICERS
CLOCK AND
DATA
RECOVERY
RDLOS
RND_BPV
RPD
RLCK
DECODER
DLLOOP
RLOOP
TLCK-LIU
TND-LIU
JITTER
ATTENUATOR
(RECEIVE PATH)
TPD-LIU
(DUFLLOOP
PULSE-
WIDTH
CONTROLLER
TDM
LOTC
EPULSE
TRANSMIT
DRIVER
TTIP
TRING
SYSCK
LOSS OF
SYSCK
MONITOR
DIVIDE BY 16
ALARM
INDICATION
SIGNAL (AIS)
ENCODER
RALOS
JITTER
ATTENUATOR
(TRANSMIT PATH)
(CLOCK)
(DATA)
LOSS
OF
TLCK
LINE LENGTH
INDICATOR
(UNCOMMITTED FEATURE)
LBO
0.0 db
7.5 db
15.0 db
22.5 db
Line Interface Unit: Receive
Data Recovery
The receive line-interface unit (RLIU) transmission for-
mat is bipolar alternate mark inversion (AMI). The RLIU
accepts input data with a data rate tolerance of
±130 ppm (DS1) or ±80 ppm (E1). The RLIU first
restores the incoming data and detects ALOS. Subse-
quent processing is optional and depends on the pro-
grammable LIU configuration established within the
microprocessor interface registers. The RLIU utilizes
an adaptive equalizer to operate on line length with typ-
ically up to 3615 dB of loss at 772 kHz (T1/DS1) or
4313 dB loss at 1.024 MHz (E1). The signal is then
peak-detected and sliced to produce digital representa-
tions of the data. Selectable DLOS, jitter attenuation,
and data decoding are performed.
The clock is recovered by a digital phase-locked loop
that uses SYSCK as a reference to lock to the data rate
component. Because the reference clock is a multiple
of the received data rate, the internal RLCK (RLCK-
LIU) output will always be a valid DS1/CEPT clock that
eliminates false lock conditions. During periods with no
receive input signal from the line, the free-run fre-
quency of RLCK-LIU is defined to be either SYSCK/16
or SYSCK depending on the state of CKSEL. RLCK-
LIU is always active with a duty cycle centered at 50%,
deviating by no more than ±5%. Valid data is recovered
within the first few bit periods after the application of
SYSCK.