
Preliminary Data Sheet
October 2000
T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator II)
168
L Lucent Technologies Inc.
Framer Register Architecture
(continued)
Bit 6 and bit 7 of FRM_PR10 control the evaluation of the bursty errored parameter as defined in Table 138 below.
The EST parameter refers to the errored second threshold defined in register FRM_PR11. The SEST parameter
refers to the severely errored second threshold defined in registers FRM_PR12 and FRM_PR13.
Table 138. Errored Event Threshold Definition
Errored Second Threshold Register (FRM_PR11)
This register defines the errored event threshold for an errored second (ES). A one-second interval with errors less
than the ES threshold value will not be detected as an errored second. Programming 00 (hex) into this register dis-
ables the errored second threshold monitor circuitry if register FRM_PR10 bit 6 = 1 and bit 7 = 0. The default value
of this register is 00 (hex).
Table 139. Errored Second Threshold Register (FRM_PR11) (66B; C6B)
Severely Errored Second Threshold Register (FRM_PR12—FRM_PR13)
This 16-bit register defines the errored event threshold for a severely errored second (SES). A one-second interval
with errors less than the SES threshold value is not a severely errored second. Programming 00 (hex) into these
two registers disables the severely errored second threshold monitor circuitry if register FRM_PR10 bit 6 = 1 and
bit 7 = 0. The default value of these registers is 00 (hex).
Table 140. Severely Errored Second Threshold Registers (FRM_PR12—FRM_PR13) ((66C—66D;
C6C—C6D))
Bit 7,
FRM_PR10
ESM1
0
0
Bit 6,
FRM_PR10
ESM0
0
1
Errored Second (ES)
Definition
Bursty Errored Second
(BES) Definition
Severely Errored
Second (SES)
Definition
Default values in Table 44. Event Counters Definition.
ES = 1 when:
Errored events > EST
Reserved.
BES = 0
SES = 1 when:
Errored events > SEST
Other Combinations
Register
FRM_PR11
Symbol
EST7—EST0
Description
ES Threshold Register.
Register
FRM_PR12
FRM_PR13
Symbol
Description
SEST15—SEST8
SEST7—SEST0
SES MSB Threshold Register.
SES LSB Threshold Register.