XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
X
Bit 1—RLOOP (Remote Loop-back Select) ................................................................................................141
Bit 0—LLOOP (Local Loop-back Select) ....................................................................................................141
Bit-Fields within the Line Interface Scan Register ...................................................... 142
Address = 73h, Line Interface Scan Register ............................................................................................142
Bit 2—DMO (Drive Monitor Output) ............................................................................................................142
Bit 1—RLOL (Receive Loss of Lock) ..........................................................................................................142
Bit 0—RLOS (Receive Loss of Signal) .......................................................................................................142
6.0 TRANSMIT SECTION .............................................................................................. 143
Transmit UTOPIA Interface Block ................................................................................. 143
TxData[15:0] —Transmit UTOPIA Data Bus inputs ...................................................................................146
TxAddr[4:0]—Transmit UTOPIA Address Bus inputs ...............................................................................146
TxClk—Transmit UTOPIA Interface Block Clock signal input pin ...........................................................146
TxEnB*—Transmit UTOPIA Data Bus—Write Enable input .....................................................................146
TxPrty—Transmit UTOPIA—Odd Parity Bit Input Pin ...............................................................................146
TxSoC—Transmit UTOPIA—“Start of Cell” Indicator ...............................................................................146
Example-1 .....................................................................................................................................................147
Example-2 .....................................................................................................................................................147
TxClav/TFullB*—Tx FIFO Cell Available/TxFIFO Full* ..............................................................................147
Selecting the UTOPIA Data Bus Width .......................................................................................................147
UTOPIA Configuration Register: Address = 6Ah ......................................................................................147
UTOPIA Configuration Register: Address = 6Ah ......................................................................................148
Transmit UTOPIA Interrupt/Status Register (Address = 6Eh) ..................................................................148
Transmit UTOPIA FIFO Manager Features and Options ..........................................................................149
UTOPIA Configuration Register: Address = 6Ah ......................................................................................151
UTOPIA Configuration Register: Address = 6Ah ......................................................................................152
Transmit UTOPIA—Interrupt/Status Register (Address—6Eh) ................................................................152
Transmit UTOPIA FIFO Status Register (Address = 71h) .........................................................................153
TxFIFO Full ...................................................................................................................................................153
Tx FIFO Empty ..............................................................................................................................................153
UTOPIA Configuration Register: Address = 6Ah ......................................................................................153
Final Comments on Single-PHY Operation ...............................................................................................157
Tx UTOPIA Address Register (Address = 70h) .........................................................................................157
Rx UTOPIA Address Register (Address = 6Ch) ........................................................................................157
Polling Operation .........................................................................................................................................159
The ATM Layer Processor’s Role in the “Polling” Operation ..................................................................159
The UNI Devices Role in the “Polling” Operation .....................................................................................159
UNI Interrupt Status Register (Address = 05h) ..........................................................................................162
Tx UT Interrupt Enable /Status Register (Address-6Eh) ...........................................................................162
Bit 0—TCOCA Interrupt Status—Transmit UTOPIA Change of Cell Alignment Condition ...................163
Tx UT Interrupt Enable /Status Register (Address-6Eh) ...........................................................................163
Bit 1—Tx FIFO Overrun Interrupt Status ....................................................................................................163
Transmit UTOPIA Interrupt Enable /Status Register (Address—6Eh) ....................................................163