XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
78
For more information on this feature, please see
Section 6.4.3.1.1.
Bit 2–0 M-Bit Mask[2:0]
These “Read/Write” bit-fields allow the user to insert
errors in the M-bits for Test and Diagnostic purposes.
The Transmit DS3 Framer automatically performs an
XOR operation on the actual contents of the M-bit
fields to these register bit-fields. Therefore, for every
‘1’ that exists in these bit-fields, will result in a change
of state of the corresponding M-bit, prior to being
transmitted to the Far End Receive DS3 Framer.
If the user wishes to operate the Transmit DS3 Framer
in the normal mode (e.g., when no errors are being
injected into the M-bit fields of the outbound DS3
Frame), then he/she must ensure that these bit-fields
are all ‘0’.
3.3.2.24
Tx DS3 F-Bit Mask 1 Register
Bits 3–0 F-Bit Mask[27:24]
These “Read/Write” bit-fields allow the user to insert
errors into the first four F-bits of a DS3 M-frame, for
test and diagnostic purposes. The Transmit DS3
Framer automatically performs an XOR operation on
the actual contents of these F-bit fields to these reg-
ister bit-fields. Therefore, for every “1” that exists in
these bit-fields, this will result in a change of state for
the corresponding F-bit, prior to being transmitted to
the Far-End Receive DS3 Framer.
If the user wishes to operate the Transmit DS3 Framer
in the normal mode (e.g., when no errors are being
injected into these F-bit fields of the outbound DS3
frames), then he/she must ensure that all of these bit-
fields are “0s”.
3.3.2.25
Tx DS3 F-Bit Mask 2 Register
Bits 7–0 F-Bit Mask[23:16]
These “Read/Write” bit-fields allow the user to insert
errors into the fifth through twelfth F-bits of a DS3
M-frame, for test and diagnostic purposes. The
Transmit DS3 Framer automatically performs an XOR
operation on the actual contents of these F-bit fields
to these register bit-fields. Therefore, for every “1”
that exists in these bit-fields, this will result in a
change of state for the corresponding F-bit, prior to
being transmitted to the Far-End Receive DS3 Framer.
If the user wishes to operate the Transmit DS3 Framer
in the normal mode (e.g., when no errors are being
injected into these F-bit fields of the outbound DS3
frames), then he/she must ensure that all of these bit-
fields are “0s”.
Address = 18h, Tx DS3 F-Bit Mask1 Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Unused
F-Bit Mask (27)
F-Bit Mask (26)
F-Bit Mask (25)
F-Bit Mask (24)
RO
RO
RO
RO
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Address = 19h, Tx DS3 F-Bit Mask2 Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
F-Bit Mask
(23)
F-Bit Mask
(22)
F-Bit Mask
(21)
F-Bit Mask
(20)
F-Bit Mask
(19)
F-Bit Mask
(18)
F-Bit Mask
(17)
F-Bit Mask
(16)
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0