á
PRELIMINARY
DS3 UNI FOR ATM
XRT7245
REV. 1.03
99
For more information on the Correction Mode, within
the HEC Byte Verification Algorithm, please see
Section 7.3.2.2.
3.3.2.78
Rx CP Interrupt Enable Register
Bit 2—OAM (Cell Received) Interrupt Enable
This “Read/Write” bit-field allows the user to enable
or disable the “Received OAM Cell” interrupt.
Writing a “0” to this bit-field disables the “Received
OAM Cell” interrupt. Writing a “1” enables this interrupt.
Bit 1—LCD (Loss of Cell Delineation) Interrupt
Enable
This “Read/Write” bit-field allows the user to enable
or disable the “Loss of Cell Delineation Condition”
interrupt.
Writing a “0” to this bit-field disables the “Loss of Cell
Delineation Condition” interrupt. Writing a “1” enables
this interrupt.
Bit 0—HEC Byte Error Interrupt Enable
This “Read/Write” bit-field allows the user to enable or
disable the “Detection of HEC Byte Error” interrupt.
Writing a “0” to this bit-field disables the “Detection of
HEC Error” interrupt. Writing a “1” enables this interrupt.
3.3.2.79
Rx CP Interrupt Status Register
Bit 2—OAM (Cell Received) Interrupt Status
This “Read-Only” bit-field indicates whether or not
the “Received OAM Cell” interrupt has occurred
since the last read of this register. This interrupt will
occur if the “Receive OAM Cell” buffer has a new
OAM cell that needs to be read and processed by the
local μP
If this bit-field is “0” then the “Received OAM Cell” in-
terrupt has NOT occurred since the last read of this
register. If this bit-field is “1”, then the “OAM Cell Re-
ceived” interrupt has occurred since the last read of
this register.
For more information on this interrupt, please see
Section 7.3.2.4.
Bit 1—LCD (Loss of Cell Delineation) Interrupt
Status
This “Read-Only” bit-field indicates whether or not
the “Loss of Cell Delineation” interrupt has occurred
since the last read of this register. This interrupt will
occur if the Receive Cell Processor detects too many
consecutive cells with HEC byte errors, and declares
itself to be in the “HUNT” state. At this point, the
Receive Cell Processor will not be delineating cells;
and will cease to write anymore cells into the RxFIFO.
If this bit-field is “0”, then the “Loss of Cell Delineation”
interrupt has NOT occurred since the last read of this
register. If this bit-field is “1”, then the “Loss of Cell
Delineation” interrupt has occurred since the last
read of this register.
Address = 4Eh, Rx CP Interrupt Enable Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Unused
OAM Interrupt Enable
LCD Interrupt Enable
HEC Error Interrupt Enable
RO
RO
RO
RO
RO
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Address = 4Fh, Rx CP Interrupt Status Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Unused
OAM Interrupt Status
LCD Interrupt Status
HEC Error Interrupt
Status
RO
RO
RO
RO
RO
RO
RO
RO
0
0
0
0
0
0
0
0