![](http://datasheet.mmic.net.cn/330000/INTEL82801_datasheet_16416407/INTEL82801_243.png)
82801AA and 82801AB Datasheet
8-53
LPC Interface Bridge Registers (D31:F0)
8.8.1.2
GEN_PMCON_2—General PM Configuration 2 Register (PM—D31:F0)
Offset:
Default Value:
Lockable:
A2h
00h
No
Attribute:
Size:
Usage:
Power Well:
R/W
16 bits
ACPI, Legacy
Resume
8.8.1.3
GEN_PMCON_3—General PM Configuration 3 Register (PM—D31:F0)
Offset:
Default Value:
Lockable:
A4h
00h
No
Attribute:
Size:
Usage:
Power Well:
R/W
8 bits
ACPI, Legacy
RTC
Bit
Description
7:1
Reserved.
0
PWROK_FLR.
This bit will be set any time PWROK goes low, when the system was in S0, or S1
state. The bit will be cleared only by software by writing a 1 to this bit or when the system goes to a
G3 state.
NOTE:
Traditional designs have a reset button logically AND’d with the PWROK signal from the
power supply and the processor’s voltage regulator module. If this is done with the ICH, the
PWROK_FLR bit will be set. The ICH treats this internally as if the RSMRST# signal had
gone active. However, it is not treated as a full power failure. If PWROK goes inactive and
then active (but RSMRST# stays high), then the ICH will reboot (regardless of the state of
the AFTERG3 bit). If the RSMRST# signal also goes low before PWROK goes high, then
this is a full power failure, and the reboot policy is controlled by the AFTERG3 bit.
Bit
Description
7:3
Reserved.
2
RTC_PWR_STS.
1 = Indicates that the RTC battery was removed or failed. This bit is set when RTCRST# signal is
low.
0 = Software clears this bit by writing a 0 to the bit position.
NOTE:
Clearing CMOS in an ICH
-
based platform can be done by using a jumper on RTCRST# or
GPI, or using SAFEMODE strap. Implementations should not attempt to clear CMOS by
using a jumper to pull VccRTC low.
1
PWR_FLR.
1 = Indicates that the trickle current (from the main battery or trickle supply) was removed or failed.
The RSMRST# signal goes active.
0 = Indicates that the trickle current has not failed since the last time the bit was cleared. Write 1 to
this bit to clear it. This bit is in the RTC well, and is not cleared by any type of reset except
RTCRST#.
NOTE:
Clearing CMOS in an ICH
-
based platform can be done by using a jumper on RTCRST# or
GPI, or using SAFEMODE strap. Implementations should not attempt to clear CMOS by
using a jumper to pull VccRTC low.
0
AFTERG3_EN.
Determines what state to go to when power is re-applied after a power failure (G3
state). In the S5 state, the only enabled wake event is the Power Button or any enabled wake event
that was preserved through the power failure. This bit is in the RTC well and is not cleared by any
type of reset except writes to CF9h or RTCRST#.
0 = System will return to S0 state (boot) after power is re-applied.
1 = System will return to the S5 state (except if it was in S4, in which case it will return to S4).