![](http://datasheet.mmic.net.cn/330000/INTEL82801_datasheet_16416407/INTEL82801_244.png)
LPC Interface Bridge Registers (D31:F0)
8-54
82801AA and 82801AB Datasheet
8.8.1.4
GPI_ROUT—GPI Routing Control Register (PM—D31:F0)
Offset
Default Value:
Lockable:
B8h–BBh
0000h
No
Attribute:
Size:
Power Well:
R/W
32 bits
Resume
Note:
GPIOs that are not implemented will not have the corresponding bits implemented in this register.
8.8.1.5
IO_MON_RNG1—IO Monitor Range 1 Register (PM—D31:F0)
Offset:
Default Value:
Lockable:
Power Well:
C4h
00h
No
Core
Attribute:
Size:
Usage:
R/W
16 bits
Legacy Only
Bit
Description
31:30
GPI[15] Route. Reserved. (Not Implemented)
29:28
GPI[14] Route. Reserved. (Not Implemented)
27:26
GPI[13] Route.
See bits 1:0 for description.
25:24
GPI[12] Route.
See bits 1:0 for description.
23:22
GPI[11] Route.
See bits 1:0 for description.
21:20
GPI[10] Route. Reserved. (Not Implemented)
19:18
GPI[9] Route.
See bits 1:0 for description.
17:16
GPI[8] Route.
See bits 1:0 for description.
15:14
GPI[7] Route.
See bits 1:0 for description.
13:12
GPI[6] Route.
See bits 1:0 for description.
11:10
GPI[5] Route.
See bits 1:0 for description.
9:8
GPI[4] Route. Reserved. (Not Implemented)
7:6
GPI[3] Route. Reserved. (Not Implemented)
5:4
GPI[2] Route. Reserved. (Not Implemented)
3:2
GPI[1] Route.
See bits 1:0 for description.
1:0
GPI[0] Route.
GPIO[15:0] can be routed to cause an SMI or SCI when the GPI[n]_STS bit is set. If
the GPIO is not set to an input, this field has no effect.
If the system is in an S1-S5 state and if the GPE1_EN bit is also set, the GPI can cause a Wake
event, even if the GPI is NOT routed to cause an SMI# or SCI.
00 = No effect.
01 = SMI# (if corresponding GPE1_EN bit is also set)
10 = SCI (if corresponding GPE1_EN bit is also set)
11 = Reserved
Bit
Description
15:0
Used to set the base of I/O range 1 for SMI#.
The range can be mapped anywhere in the
processor I/O space (0
–
64 KB). Any access to the range will generate an SMI# if enabled by
IOMON1_EN bit in the IOMON_STS_EN register (PMBASE +40h). Note that access to this range
will not cause the ICH to trap the cycle