
Electrical Characteristics
14-12
82801AA and 82801AB Datasheet
NOTES:
1. A device will timeout when any clock low exceeds this value.
2. t137 is the cumulative time a slave device is allowed to extend the clock cycles in one message from the
initial start to stop. If a slave device exceeds this time, it is expected to release both its clock and data lines
and reset itself.
3. t138 is the cumulative time a master device is allowed to extend its clock cycles within each byte of a
message as defined from start-to-ack, ack-to-ack or ack-to-stop.
Table 14-13. IOAPIC Bus Timing
Functional Operating Range (VREF = 5V
±
5%, Vcc=3.3v
±
0.3V TCASE = 0°C to +100°C)
Sym
Parameter
Min
Max
Units
Notes
Fig
t120
APICCD[1:0]# Valid Delay from APICCLK Rising
3.0
12.0
ns
15-3
t121
APICCD[1:0]# Setup Time to APICCLK Rising
8.5
—
ns
15-4
t122
APICCD[1:0]# Hold Time from APICCLK Rising
3.0
—
ns
15-4
Table 14-14. SMBus Timing
Functional Operating Range (VREF = 5V
±
5%, Vcc=3.3v
±
0.3V TCASE = 0°C to +100°C
)
Sym
Parameter
Min
Max
Units
Notes
Fig
t130
Bus Free Time Between Stop and Start Condition
4.7
—
us
15-17
t131
Hold Time after (repeated) Start Condition. After this
period, the first clock is generated.
4.0
—
us
15-17
t132
Repeated Start Condition Setup Time
4.7
—
us
15-17
t133
Stop Condition Setup Time
4.0
—
us
15-17
t134
Data Hold Time
300
—
ns
15-17
t135
Data Setup Time
250
—
ns
15-17
t136
Device Time Out
25
35
ms
1
t137
Cumulative Clock Low Extend Time (slave device)
—
25
ms
2
15-18
t138
Cumulative Clock Low Extend Time (master device)
—
10
ms
3
15-18
Table 14-15. AC’97 Timing
Functional Operating Range (VREF = 5V
±
5%, Vcc=3.3v
±
0.3V TCASE = 0°C to +100°C)
Sym
Parameter
Min
Max
Units
Notes
Fig
t140
ACSDIN[0:1] Setup to Falling Edge of BITCLK
15
—
ns
t141
ACSDIN[0:1] Hold from Falling Edge of BITCLK
5
—
ns
t142
ACSYNC, ACSDOUT valid delay from rising edge of
BITCLK
—
15
ns
15-3