![](http://datasheet.mmic.net.cn/330000/INTEL82801_datasheet_16416407/INTEL82801_254.png)
LPC Interface Bridge Registers (D31:F0)
8-64
82801AA and 82801AB Datasheet
8.8.3.9
GPE1_STS—General Purpose Event 1 Status Register
I/O Address:
PMBASE + 2Ch
(
ACPI GPE1_BLK)
0000h
No
Resume
Attribute:
Size:
Usage:
R/W
16 bits
ACPI
Default Value:
Lockable:
Power Well:
This register is symmetrical to the General Purpose Event 1 Enable Register. GPIOs that are not
implemented do not have the corresponding bits implemented in this register.
7
SMB_WAK_EN.
This bit enables the ICH’s SMBus controller to generate a wake event. This bit is
in the resume well.
1 = Enable
0 = Disable
6
TCOSCI_EN.
When TCOSCI_EN and TCOSCI_STS are both set, an SCI will be generated. This
bit is in the resume well.
1 = Enable
0 = Disable
5
AC97_EN.
When both AC97_EN and AC97_STS bits are set, a Wake event will occur. If
AC97_EN is not set, then when AC97_STS is set, no Wake event will occur.
0 = Disable
4
Reserved
3
USB_EN.
This bit is used to enable the setting of the USB_STS bit to generate a wake event. The
USB_STS bit is set anytime USB signals a wake event. Break events are handled via the
interrupt.
1 = Enable
0 = Disable
2
THRM#_POL.
This bit controls the polarity of the THRM# pin needed to set the THRM_STS bit.
1 = HIGH value on the THRM# signal will set the THRM_STS bit.
0 = Low value on the THRM# signal will set the THRM_STS bit.
1
Reserved.
0
THRM_EN.
This is the thermal enable bit. When this bit is set an active assertion of the THRM#
signal (as defined by the THRM_POL bit) will set the THRM_STS bit and generate a power
management event (an SCI or SMI).
1 = Enable
0 = Disable
Bit
Description
Bit
Description
15:0
GPI[n]_STS.
1 = These bits are set any time the corresponding GPIO is set up as an input and the corresponding
GPIO signal is low (or high if the corresponding GP_INV bit is set). If the corresponding
GPI[n]_EN bit is set in the GPE1_EN register, and the GPI[n]_STS bit is set, then:
If the system is in an S1_S5 state, the event will also wake the system.
If the system is in an S0 state (or upon waking back to an S0 state), an SMI# or SCI will be
caused, depending on the GPI_ROUT bits for the corresponding GPI.
0 = Each bit is cleared by writing a 1 to the bit position when the corresponding GPIO signal is not
active. (The status bit will not be cleared if writing a 1 to the bit position while the signal is still
active).