![](http://datasheet.mmic.net.cn/330000/INTEL82801_datasheet_16416407/INTEL82801_389.png)
82801AA and 82801AB Datasheet
A-1
Register Index
Register Index
A
Table A-1. ICH PCI Configuration Registers (Sheet 1 of 7)
Register Name
Offset
Datasheet Section and Location
Hub Link to PCI Bridge D30:F0
Vendor ID
00h–01h
Section 7.1.1, “VID—Vendor ID Register (HUB-PCI—
D30:F0)” on page 7-2
Section 7.1.2, “DID—Device ID Register (HUB-PCI—
D30:F0)” on page 7-2
Section 7.1.3, “CMD—Command Register (HUB-PCI—
D30:F0)” on page 7-3
Section 7.1.4, “PD_STS—Primary Device Status
Register (HUB-PCI—D30:F0)” on page 7-4
Section 7.1.5, “RID—Revision ID Register (HUB-PCI—
D30:F0)” on page 7-5
Section 7.1.6, “SCC—Sub-Class Code Register (HUB-
PCI—D30:F0)” on page 7-5
Section 7.1.7, “BCC—Base-Class Code Register (HUB-
PCI—D30:F0)” on page 7-5
Section 7.1.8, “PMLT—Primary Master Latency Timer
Register (HUB-PCI—D30:F0)” on page 7-5
Section 7.1.9, “HEADTYP—Header Type Register
(HUB-PCI—D30:F0)” on page 7-6
Section 7.1.10, “PBUS_NUM—Primary Bus Number
Register (HUB-PCI—D30:F0)” on page 7-6
Section 7.1.11, “SBUS_NUM—Secondary Bus Number
Register (HUB-PCI—D30:F0)” on page 7-6
Section 7.1.12, “SUB_BUS_NUM—Subordinate Bus
Number Register (HUB-PCI—D30:F0)” on page 7-6
Section 7.1.13, “SMLT—Secondary Master Latency
Timer Register (HUB-PCI—D30:F0)” on page 7-7
Section 7.1.14, “IOBASE—I/O Base Register (HUB-
PCI—D30:F0)” on page 7-7
Section 7.1.15, “IOLIM—I/O Limit Register (HUB-PCI—
D30:F0)” on page 7-7
Section 7.1.16, “SECSTS—Secondary Status Register
(HUB-PCI—D30:F0)” on page 7-8
Section 7.1.17, “MEMBASE—Memory Base Register
(HUB-PCI—D30:F0)” on page 7-9
Section 7.1.18, “MEMLIM—Memory Limit Register
(HUB-PCI—D30:F0)” on page 7-9
Section 7.1.19, “PREF_MEM_BASE—Prefetchable
Memory Base Register (HUB-PCI—D30:F0)” on
page 7-9
Section 7.1.20, “PREF_MEM_MLT—Prefetchable
Memory Limit Register (HUB-PCI—D30:F0)” on
page 7-10
Section 7.1.21, “IOBASE_HI—I/O Base Upper 16 Bits
Register (HUB-PCI—D30:F0)” on page 7-10
Device ID
02h–03h
PCI Device Command Register
04h–05h
PCI Device Status Register
06h–07h
Revision ID
08h
Sub Class Code
0Ah
Base Class Code
0Bh
Primary Master Latency Timer
0Dh
Header Type
0Eh
Primary Bus Number
18h
Secondary Bus Number
19h
Subordinate Bus Number
1Ah
Secondary Master Latency Timer
1Bh
IO Base Register
1Ch
IO Limit Register
1Dh
Secondary Status Register
1Eh–1Fh
Memory Base
20h–21h
Memory Limit
22h–23h
Prefetchable Memory Base
24h–25h
Prefetchable Memory Limit
26h–27h
I/O Base Upper 16 Bits
30h–31h